



AUSTIN SEMICONDUCTOR, INC.

AS4LC4M4 883C
4 MEG x 4 DRAM

DRAM

4 MEG x 4 DRAM

3.3V, EDO PAGE MODE

AVAILABLE IN MILITARY SPECIFICATIONS

- MIL-STD-883
- SMD Planned

FEATURES

- Industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +3.3V ± 0.3 V power supply
- Low power, 1mW standby; 150mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) HIDDEN
- 2,048-cycle (11 row-, 11 column-addresses)
- Extended Data-Out (EDO) PAGE access cycle
- 5V-tolerant I/Os (5.5V maximum VIH level)

OPTIONS

	MARKING		
• Timing			
60ns access (Contact Factory)		-6	
70ns access		-7	
80ns access		-8	
• Packages			
Ceramic SOJ	ECJ	No. 505	
Ceramic LCC	EC	No. 212	
Ceramic Gull Wing	ECG	No. 603	

KEY TIMING PARAMETERS


SPEED	t_{RC}	t_{RAC}	t_{PC}	t_{AA}	t_{CAC}	t_{CAS}
-6	110ns	60ns	30ns	30ns	15ns	12ns
-7	130ns	70ns	35ns	35ns	18ns	15ns
-8	150ns	80ns	40ns	40ns	20ns	20ns

GENERAL DESCRIPTION

The AS4LC4M4 is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x4 configuration. The AS4LC4M4 $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle, regardless of $\overline{\text{OE}}$.

PIN ASSIGNMENT (Top View)

24/28-Pin



A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. An EARLY WRITE occurs when $\overline{\text{WE}}$ is taken LOW prior to $\overline{\text{CAS}}$ falling. A LATE WRITE or READ-MODIFY-WRITE occurs when $\overline{\text{WE}}$ falls after $\overline{\text{CAS}}$ was taken LOW. During EARLY WRITE cycles, the data-outputs (Q) will remain High-Z regardless of the state of $\overline{\text{OE}}$. During LATEWRITE or READ-MODIFY-WRITE cycles, $\overline{\text{OE}}$ must be taken HIGH to disable the data-outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping $\overline{\text{OE}}$ LOW, no write will occur, and the data-outputs will drive read data from the accessed location.

The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE

FAST PAGE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined page boundary. The FAST PAGE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE of operation.

EDO PAGE MODE

The AS4LC4M4E8 provides EDO PAGE MODE which is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS returns HIGH. EDO allows CAS precharge time ('CP) to occur without the output data going invalid. This elimination of CAS output control allows pipeline READs.

FAST-PAGE-MODE DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of CAS. EDO-PAGE-MODE DRAMs operate similarly to FAST-PAGE-MODE DRAMs, except data will remain valid or become valid after CAS goes HIGH during READs, provided RAS and OE are held LOW. If OE is pulsed while

$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are LOW, data will toggle from valid data to High-Z and back to the same valid data. If $\overline{\text{OE}}$ is toggled or pulsed after $\overline{\text{CAS}}$ goes HIGH while $\overline{\text{RAS}}$ remains LOW, data will transition to and remain High-Z (refer to Figure 1). WE can also perform the function of disabling the output devices under certain conditions, as shown in Figure 2.

During an application, if the DQ outputs are wire OR'd, $\overline{\text{OE}}$ must be used to disable idle banks of DRAMs. Alternatively, pulsing $\overline{\text{WE}}$ to the idle banks during $\overline{\text{CAS}}$ high time will also High-Z the outputs. Independent of $\overline{\text{OE}}$ control, the outputs will disable after 'OFF', which is referenced from the rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs last.




Figure 1
OUTPUT ENABLE AND DISABLE

REFRESH

Preserve correct memory cell data by maintaining power and executing a $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ refresh cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 2,048 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.





Figure 2
 $\overline{\text{WE}}$ CONTROL OF DQs

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

FUNCTION	RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
					t _R	t _C	
Standby	H	H→X	X	X	X	X	High-Z
READ	L	L	H	L	ROW	COL	Data-Out
EARLY WRITE	L	L	L	X	ROW	COL	Data-In
READ WRITE	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
EDO-PAGE-MODE	1st Cycle	L	H→L	H	ROW	COL	Data-Out
READ	2nd Cycle	L	H→L	H	L	n/a	COL
EDO-PAGE-MODE	1st Cycle	L	H→L	L	X	ROW	COL
EARLY-WRITE	2nd Cycle	L	H→L	L	X	n/a	COL
	Any Cycle	L	L→H	H	L	n/a	n/a
EDO-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL
READ-WRITE	2nd Cycle	L	H→L	H→L	L→H	n/a	COL
HIDDEN	READ	L→H→L	L	H	L	ROW	COL
REFRESH	WRITE	L→H→L	L	L	X	ROW	COL
RAS-ONLY REFRESH	L	H	X	X	ROW	n/a	High-Z
CBR REFRESH	H→L	L	H	X	X	X	High-Z

**ABSOLUTE MAXIMUM RATINGS***

Voltage on Vcc pin Relative to Vss	-1V to +4.6V
Voltage on NC, Inputs or I/O pins	
Relative to Vss	-1V to +5.5V
Operating Temperature, TA (ambient) ..	TA(MIN) = -55°C
.....	TC (MAX) = 125°C
Storage Temperature	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (Vcc = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs (including NC pins)	ViH	2.0	VCC+1	V	
Input Low (Logic 0) Voltage, all inputs (including NC pins)	ViL	-1.0	0.8	V	
INPUT LEAKAGE CURRENT					
Any input 0V ≤ Vin ≤ 5.5V Vcc = 3.6V (All other pins not under test = 0V) (NC pins not tested)	Ii	-2	2	µA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vout ≤ 5.5V) Vcc=3.6V	IoZ	-10	10	µA	
OUTPUT LEVELS	Voh	2.4		V	
Output High Voltage (Iout = -2mA) Output Low Voltage (Iout = 2mA)	Vol		0.4	V	

PARAMETER/CONDITION	SYM	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = ViH)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = other inputs = Vcc -0.2V)	Icc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, address cycling: tRC = tRC [MIN])	Icc3	120	110	100	mA	3, 4, 12
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS = ViL, CAS, address cycling: tPC = tPC [MIN])	Icc4	110	100	90	mA	3, 4, 12
REFRESH CURRENT: RAS ONLY Average power supply current (RAS cycling, CAS = ViH: tRC = tRC [MIN])	Icc5	120	110	100	mA	3, 12
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, address cycling: tRC = tRC [MIN])	Icc6	120	110	100	mA	3, 5



AUSTIN SEMICONDUCTOR, INC.

AS4LC4M4 883C
4 MEG x 4 DRAM

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Address pins	C _{i1}	7	pF	2
Input Capacitance: R _{AS} , C _{AS} , W _E , O _E	C _{i2}	7	pF	2
Input/Output Capacitance: DQ	C _{io}	8	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +3.3V ±0.3V)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Access time from column-address	t _{AA}		30		35		40	ns	
Column-address set-up to C _{AS} precharge during write	t _{ACH}	15		15		20		ns	
Column-address hold time (referenced to R _{AS})	t _{AR}	45		55		60		ns	
Column-address setup time	t _{ASC}	0		0		0		ns	
Row-address setup time	t _{ASR}	0		0		0		ns	
Column-address to W _E delay time	t _{AWD}	55		65		65		ns	20
Access time from C _{AS}	t _{CAC}		15		20		20	ns	14
Column-address hold time	t _{CAH}	10		15		15		ns	
C _{AS} pulse width	t _{CAS}	12	10,000	15	10,000	20	10,000	ns	
C _{AS} hold time (CBR REFRESH)	t _{CHR}	10		15		15		ns	5
C _{AS} to output in Low-Z	t _{CLZ}	0		0		0		ns	
Data output hold after next C _{AS} LOW	t _{COH}	5		5		5		ns	
C _{AS} precharge time	t _{CP}	10		10		10		ns	15
Access time from C _{AS} precharge	t _{CPA}		35		40		40	ns	
C _{AS} to R _{AS} precharge time	t _{CRP}	5		5		5		ns	
C _{AS} hold time	t _{CSH}	50		55		60		ns	
C _{AS} setup time (CBR REFRESH)	t _{CSR}	5		5		10		ns	5
C _{AS} to W _E delay time	t _{CWD}	35		40		45		ns	20
Write command to C _{AS} lead time	t _{CWL}	15		15		20		ns	
Data-in hold time	t _{DH}	10		12		15		ns	21
Data-in hold time (referenced to R _{AS})	t _{DHR}	40		56		55		ns	
Data-in setup time	t _{DS}	0		0		0		ns	21
Output disable	t _{OD}	0	15	0	15		20	ns	
Output Enable	t _{OE}		15		20		20	ns	22
O _E hold time from W _E during READ-MODIFY-WRITE cycle	t _{OEH}	10		12		15		ns	
O _E HIGH hold from C _{AS} HIGH	t _{OEHC}	10		10		10		ns	
O _E HIGH pulse width	t _{OEP}	10		10		10		ns	
O _E LOW to C _{AS} HIGH setup time	t _{OES}	5		5		5		ns	



AUSTIN SEMICONDUCTOR, INC.

AS4LC4M4 883C
4 MEG x 4 DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +3.3V ±0.3V)


AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Output buffer turn-off delay	'OFF		0	15	0	15	0	20	ns	
OE setup prior to RAS during HIDDEN REFRESH cycle	'ORD		0		0		0		ns	19
EDO-PAGE-MODE READ or WRITE cycle time	'PC		30		35		40		ns	
EDO-PAGE-MODE READ-WRITE cycle time	'PRWC		75		85		90		ns	
Access time from RAS	'RAC			60		70		80	ns	13
RAS to column-address delay time	'RAD		15	30	15	35	15	40	ns	17
Row-address hold time	'RAH		10		10		10		ns	
Column-address to RAS lead time	'RAL		30		35		40		ns	
RAS pulse width	'RAS		60	10,000	70	10,000	80	10,000	ns	
RAS pulse width (EDO PAGE MODE)	'RASP		60	100,000	70	100,000	80	100,00	ns	
Random READ or WRITE cycle time	'RC		110		130		150		ns	
RAS to CAS delay time	'RCD		16	45	16	50	20	60	ns	16
Read command hold time (referenced to CAS)	'RCH		0		0		0		ns	18
Read command setup time	'RCS		0		0		0		ns	
Refresh period (2,048 cycles)	'REF			32		32		32	ms	
RAS precharge time	'RP		40		50		60		ns	
RAS to CAS precharge time	'RPC		5		5		5		ns	
Read command hold time (referenced to RAS)	'RRH		0		0		0		ns	18
RAS hold time	'RSH		13		15		15		ns	
READ WRITE cycle time	'RWC		150		180		200		ns	
RAS to WE delay time	'RWD		80		90		105		ns	20
Write command to RAS lead time	'RWL		15		15		20		ns	
Transition time (rise or fall)	'T		2	30	2	30	2	30	ns	
Write command hold time	'WCH		10		12		15		ns	
Write command hold time (referenced to RAS)	'WCR		40		56		60		ns	
WE command setup time	'WCS		0		0		0		ns	20
Output disable delay from WE	'WHZ		0	14	0	16	0	20	ns	
Write command pulse width	'WP		10		12		15		ns	
WE pulse to disable at CAS HIGH	'WPZ		10		12		15		ns	
WE hold time (CBR REFRESH)	'WRH		10		10		10		ns	24
WE setup time (CBR REFRESH)	'WRP		10		10		10		ns	24



NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = +3.3V; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 2.5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. Column address changed once each cycle.
12. Measured with a load equivalent to two TTL gates, 100pF and V_{OH} = 0.8V and V_{OH} = 2.0V.
13. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
14. Assumes that tRCD ≥ tRCD (MAX).
15. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCP.
16. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC, provided tRAD is not exceeded.
17. Operation within the tRAD (MAX) limit ensures that tRAC (MIN) and tCAC (MIN) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA, provided tRCD is not exceeded.
18. Either tRCH or tRRH must be satisfied for a READ cycle.
19. tOFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL}. It is referenced from the rising edge of RAS or CAS, whichever occurs last.
20. tWCS, tRWD, tAWD and tCWD are not restrictive operating parameters. tWCS applies to EARLY WRITE cycles. tRWD, tAWD and tCWD apply to READ-MODIFY-WRITE cycles. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tWCS < tWCS (MIN) and tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle. tWCS, tRWD, tCWD and tAWD are not applicable in a LATE WRITE cycle.
21. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
22. If OE is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted. Additionally, WE must be pulsed during CAS HIGH time in order to place I/O buffers in High-Z.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
24. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverses of tWRP and tWRH in the CBR REFRESH cycle.

READ CYCLE




- NOTE:**
1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.
 2. t_{OFF} is referenced from rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

TIMING PARAMETERS

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t_{AA}		30		35		40	ns
t_{ACH}	15		15		20		ns
t_{AR}	45		50		60		ns
t_{ASC}	0		0		0		ns
t_{ASR}	0		0		0		ns
t_{CAC}		15		20		20	ns
t_{CAH}	10		15		15		ns
t_{CAS}	12	10,000	15	10,000	20	10,000	ns
t_{CLZ}	0		0		0		ns
t_{CRP}	5		5		5		ns
t_{CSH}	50		55		60		ns
t_{OD}	0	15	0	15		20	ns
t_{OE}		15		20		20	ns
t_{OFF}	0	15	0	15	0	20	ns

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t_{RAC}		60			70		80 ns
t_{RAD}	15	30	15	35	15	40	ns
t_{RAH}	10		10		10		ns
t_{RAL}	30		35		40		ns
t_{RAS}	60	10,000	70	10,000	80	10,000	ns
t_{RC}	110		130		150		ns
t_{RCD}	16	45	16	50	20	60	ns
t_{RCH}	0		0		0		ns
t_{RCS}	0		0		0		ns
t_{RP}	40		50		60		ns
t_{RRH}	0		0		0		ns
t_{RSH}	10		12		15		ns
t_{WRH}	10		10		10		ns
t_{WRP}	10		10		10		ns

EARLY WRITE CYCLE




NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t_{ACH}	15		15		20		ns
t_{AR}	45		55		60		ns
t_{ASC}	0		0		0		ns
t_{ASR}	0		0		0		ns
t_{CAH}	10		15		15		ns
t_{CAS}	12	10,000	15	10,000	20	10,000	ns
t_{CRP}	5		5		5		ns
t_{CSH}	50		55		60		ns
t_{CWL}	15		15		20		ns
t_{DH}	10		12		15		ns
t_{DHR}	40		50		55		ns
t_{DS}	0		0		0		ns
t_{RAD}	15	30	15	35	15	40	ns
t_{RAH}	10		10		10		ns

	-6		-7		-8			
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	
t_{RAL}	30				35		40	ns
t_{RAS}	60	10,000	70	10,000	80	10,000	ns	
t_{RC}	110				130		150	ns
t_{RCD}	16	45	16	50	20	60	ns	
t_{RP}	40				50		60	ns
t_{RSH}	13				15		0	ns
t_{RWL}	15				15		20	ns
t_{WCH}	10				12		15	ns
t_{WCR}	40				50		60	ns
t_{WCS}	0				0		0	ns
t_{WP}	10				12		15	ns
t_{WRH}	10				10		10	ns
t_{WRP}	10				10		10	ns

READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles)



NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t_{AA}		30		35		40	ns
t_{ACH}	15		15		20		ns
t_{AR}	45		55		60		ns
t_{ASC}	0		0		0		ns
t_{ASR}	0		0		0		ns
t_{AWD}	55		65		65		ns
t_{CAC}		15		20		20	ns
t_{CAH}	10		15		15		ns
t_{CAS}	12	10,000	15	10,000	20	10,000	ns
t_{CLZ}	0		0		0		ns
t_{CRP}	5		5		5		ns
t_{CSH}	50		55		60		ns
t_{CWD}	35		40		45		ns
t_{CWL}	15		15		20		ns
t_{DH}	10		12		15		ns
t_{DS}	0		0		0		ns
t_{OD}	0	15	0	15	0	20	ns


	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t_{OE}		15		20		20	ns
t_{OEH}	10		12		15		ns
t_{RAC}		60		70		80	ns
t_{RAD}	15	30	15	35	15	40	ns
t_{RAH}	10		10		10		ns
t_{RAL}		30		35		40	ns
t_{RAS}	60	10,000	70	10,000	80	10,000	ns
t_{RCD}	16	45	16	50	20	60	ns
t_{RCS}	0		0		0		ns
t_{RP}	40		50		60		ns
t_{RSH}	13		15		15		ns
t_{RWC}	150		180		200		ns
t_{RWD}	80		90		105		ns
t_{RWL}	15		15		20		ns
t_{WP}	10		12		15		ns
t_{WRH}	10		10		10		ns
t_{WRP}	10		10		10		ns



AUSTIN SEMICONDUCTOR, INC.

AS4LC4M4 883C
4 MEG x 4 DRAM

EDO-PAGE-MODE READ CYCLE




NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t _{AA}		30		35		40	ns
t _{ACH}	15		15		20		ns
t _{AR}	45		55		60		ns
t _{ASC}	0		0		0		ns
t _{ASR}	0		0		0		ns
t _{CAC}		15		20		20	ns
t _{CAH}	10		15		15		ns
t _{ICAS}	12	10,000	15	10,000	20	10,000	ns
t _{ICLZ}	0		0		0		ns
t _{COH}	5		5		5		ns
t _{CP}	10		10		10		ns
t _{CPA}		35		40		40	ns
t _{CRP}	5		5		5		ns
t _{CSH}	50		55		60		ns
t _{OD}	0	15	0	15	0	20	ns
t _{OE}		15		20		20	ns
t _{OEHC}	10		10		10		ns

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t _{OEP}	10				10		ns
t _{OES}	5				5		ns
t _{OFF}	0	15	0	15	0	20	ns
t _{PC}	30				35		ns
t _{RAC}		60		70		80	ns
t _{RAD}	15	30	15	35	15	40	ns
t _{RAH}	10				10		ns
t _{RAL}		30		35		40	ns
t _{RASP}	60	100,000	70	100,000	80	100,000	ns
t _{RCD}	16	45	16	50	20	60	ns
t _{RCH}	0		0		0		ns
t _{RCS}	0		0		0		ns
t _{RP}		40		50		60	ns
t _{RRH}	0		0		0		ns
t _{RSH}	13		15		15		ns
t _{WRH}	10		10		10		ns
t _{WRP}	10		10		10		ns

EDO-PAGE-MODE EARLY-WRITE CYCLE




NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t_{ACH}	15		15		20		ns
t_{AR}	45		55		60		ns
t_{ASC}	0		0		0		ns
t_{ASR}	0		0		0		ns
t_{CAH}	10		12		15		ns
t_{CAS}	12	10,000	15	10,000	20	10,000	ns
t_{CP}	10		10		10		ns
t_{CRP}	5		5		5		ns
t_{CSH}	50		55		60		ns
t_{CWL}	15		15		20		ns
t_{DH}	10		12		15		ns
t_{DHR}	40		50		55		ns
t_{DS}	0		0		0		ns
t_{IPC}	30		35		40		ns

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t_{RAD}	15	30	15	35	15	40	ns
t_{RAH}	10		10		10		ns
t_{RAL}	30		35		40		ns
t_{RASP}	60	100,000	70	100,000	80	100,00	ns
t_{RCD}	16	45	16	50	20	60	ns
t_{RP}	40		50		60		ns
t_{RSH}	13		15		15		ns
t_{RWL}	15		15		20		ns
t_{WCH}	10		12		15		ns
t_{WCR}	40		50		60		ns
t_{WCS}	0		0		0		ns
t_{WP}	10		12		15		ns
t_{WRH}	10		10		10		ns
t_{WRP}	10		10		10		ns

EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles)




- NOTE:**
1. t_{PC} is for LATE WRITE cycles only.
 2. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t_{AA}		30		35		40	ns
t_{AR}	45		55		60		ns
t_{ASC}	0		0		0		ns
t_{ASR}	0		0		0		ns
t_{AWD}	55		65		65		ns
t_{CAC}		15		20		20	ns
t_{CAH}	10		15		15		ns
t_{CAS}	12	10,000	15	10,000	20	10,000	ns
t_{CLZ}	0		0		0		ns
t_{CP}	10		10		10		ns
t_{CPA}		35		40		40	ns
t_{CRP}	5		5		5		ns
t_{CSH}	50		55		60		ns
t_{CWD}	35		40		45		ns
t_{CWL}	15		15		20		ns
t_{DH}	10		12		15		ns
t_{DS}	0		0		0		ns
t_{IOD}	0	15	0	15	0	20	ns

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t_{OE}		15		20		20	ns
t_{OEH}	10		12		15		ns
t_{PC}	30		35		40		ns
t_{PRWC}	75		85		90		ns
t_{RAC}		60		70		80	ns
t_{RAD}	15	30	15	35	15	40	ns
t_{RAH}	10		10		10		ns
t_{RAL}	30		35		40		ns
t_{RASP}	60	100,000	70	100,000	80	100,000	ns
t_{RCD}	16	45	16	50	20	60	ns
t_{RCS}	0		0		0		ns
t_{RP}	40		50		60		ns
t_{RSH}	13		15		15		ns
t_{RWD}	80		90		105		ns
t_{RWL}	15		15		20		ns
t_{WP}	10		12		15		ns
t_{WRH}	10		10		10		ns
t_{WRP}	10		10		10		ns

EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA}		30		35		40	ns
t _{ACH}	15		15		20		ns
t _{AR}	45		55		60		ns
t _{ASC}	0		0		0		ns
t _{ASR}	0		0		0		ns
t _{CAC}		15		20		20	ns
t _{CAH}	10		15		15		ns
t _{CAS}	12	10,000	15	10,000	20	10,000	ns
t _{COH}	5		5		5		ns
t _{CP}	10		10		10		ns
t _{CPA}		35		40		40	ns
t _{CRP}	5		5		5		ns
t _{CSH}	50		55		60		ns
t _{DH}	10		12		15		ns
t _{DS}	0		0		0		ns
t _{OE}		15		20		20	ns

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PC}	30		35		40		ns
t _{RAC}		60		70		80	ns
t _{RAD}	15	30	15	35	15	40	ns
t _{RAH}	10		10		10		ns
t _{RAL}	30		35		40		ns
t _{RASP}	60	100,000	70	100,000	80	100,000	ns
t _{RCD}	16	45	16	50	20	60	ns
t _{RCH}	0		0		0		ns
t _{RCS}	0		0		0		ns
t _{RP}	40		50		60		ns
t _{RSH}	13		15		15		ns
t _{WCH}	10		12		15		ns
t _{WCS}	0		0		0		ns
t _{WHZ}	0	13	0	15	0	15	ns
t _{WRH}	10		10		10		ns
t _{WRP}	10		10		10		ns

READ CYCLE (with \overline{WE} -controlled disable)





NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t_{AA}		30		35		40	ns
t_{AR}	45		55		60		ns
t_{ASC}	0		0		0		ns
t_{ASR}	0		0		0		ns
t_{CAC}		15		20		20	ns
t_{CAH}	10		15		15		ns
t_{CAS}	12	10,000	15	10,000	20	10,000	ns
t_{CLZ}	0		0		0		ns
t_{CP}	10		10		10		ns
t_{CRP}	5		5		5		ns
t_{CSH}	50		55		60		ns
t_{OD}	0	15	0	15	0	20	ns

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t_{OE}		15		20		20	ns
t_{RAC}		60		70		80	ns
t_{RAD}	15	30	15	35	15	40	ns
t_{RAH}	10		10		10		ns
t_{RCD}	16	45	16	50	20	60	ns
t_{RCH}	0		0		0		ns
t_{RCS}	0		0		0		ns
t_{WHZ}	0	14	0	16	0	20	ns
t_{WPZ}	10		12		15		ns
t_{WRH}	10		10		10		ns
t_{WRP}	10		10		10		ns

RAS-ONLY REFRESH CYCLE**CBR REFRESH CYCLE**
(Addresses and \overline{OE} = DON'T CARE)

DON'T CARE

UNDEFINED


NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
tASR	0		0		0		ns
tCHR	10		15		15		ns
tCP	10		10		10		ns
tCRP	5		5		5		ns
tCSR	5		5		10		ns
tRAH	10		10		10		ns

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{RAS}	60	10,000	70	10,000	80	10,000	ns
t _{RC}	110		130		150		ns
t _{RP}	40		50		60		ns
t _{RPC}	5		5		5		ns
t _{WRH}	10		10		10		ns
t _{WRP}	10		10		10		ns

HIDDEN REFRESH CYCLE²⁴

(\overline{WE} = HIGH; \overline{OE} = LOW)

TIMING PARAMETERS

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
tAA		30		35		40	ns
tAR	45		55		60		ns
tASC	0		0		0		ns
tASR	0		0		0		ns
tCAC		15		20		20	ns
tCAH	10		15		15		ns
tCHR	10		15		15		ns
tCLZ	0		0		0		ns
tCRP	5		5		5		ns
tOD	0	15	0	15	0	20	ns
tOE		15		20		20	ns

SYM	-6		-7		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
tOFF	0	15	0	15	0	20	ns
tORD	0		0		0		ns
tRAC		60		70		80	ns
tRAD	15	30	15	35	15	40	ns
tRAH	10		10		10		ns
tRAL	30		35		40		ns
tRAS	60	10,000	70	10,000	80	10,000	ns
tRCD	16	45	16	50	20	60	ns
tRP	40		50		60		ns
tRSH	13		15		15		ns



ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (per Method 5005, Table I)
INTERIM ELECTRICAL (PRE-BURN-IN) TEST PARAMETERS (Method 5004)	2, 8A, 10
FINAL ELECTRICAL TEST PARAMETERS (Method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
GROUP A TEST REQUIREMENTS (Method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11
GROUP C AND D END-POINT ELECTRICAL PARAMETERS (Method 5005)	1, 2, 3, 7, 8, 9, 10, 11

* PDA applies to subgroups 1 and 7.

** Subgroup 4 shall be measured only for initial qualification and after process or design changes, which may affect input or output capacitance.



AUSTIN SEMICONDUCTOR, INC.

AS4LC4M4 883C
4 MEG x 4 DRAM