## 54/7492A 54LS/74LS92

**DIVIDE-BY-TWELVE COUNTER** 

 CP1
 1
 14
 CP0

 NC
 2
 13
 NC

 NC
 3
 12
 Q0

 NC
 4
 11
 Q1

 VCC
 5
 10
 GND

 MR1
 6
 9
 Q2

 MR2
 7
 8
 Q3


CONNECTION DIAGRAM
PINOUT A

**DESCRIPTION** — The '92 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops connected as a divide-by-six. HIGH signals on the Master Reset (MR) inputs override the clocks and force all outputs to the LOW state.

#### **ORDERING CODE:** See Section 9

ONDERING CODE: dec decitor o						
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG		
PKGS	OUT	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C to} + 125^{\circ} \text{ C}$	TYPE		
Plastic DIP (P)	Α	7492APC, 74LS92PC		9A		
Ceramic DIP (D)	А	7492ADC, 74LS92DC	5492ADM, 54LS92DM	6A		
Flatpak (F)	А	7492AFC, 74LS92FC	5492AFM, 54LS92FM	31		

#### LOGIC SYMBOL



### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74 (U.L.)</b> HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CP <sub>0</sub>	÷2 Section Clock Input (Active Falling Edge)	2.0/2.0	0.125/1.5
Ĉ₽₁	÷6 Section Clock Input (Active Falling Edge)	3.0/3.0	0.250/2.0
MR <sub>1</sub> , MR <sub>2</sub>	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	0.5/0.25
Q <sub>0</sub>	÷2 Section Output*	20/10	10/5.0 (2.5)
Q1 Q3	÷6 Section Outputs	20/10	10/5.0 (2.5)

**FUNCTIONAL DESCRIPTION** — The '92 is a 4-bit ripple type divide-by-twelve counter. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divideby-six section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The  $Q_0$  output of each device is designed and specified to drive the rated fan-out plus the  $\overline{CP}_1$  input of the device. A gated AND asynchronous Master Reset (MR1, MR2) is provided which overrides the clocks and resets (clears) all the flip-flops. Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

- A. Modulo 12, Divide-By-Twelve Counter The  $\overline{CP}_1$  input must be externally connected to the  $Q_0$  output. The  $\overline{CP}_0$  input receives the incoming count and  $Q_3$  produces a symmetrical divide-by-twelve square wave output.
- B. Divide-By-Two and Divide-By-Six Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. The  $\overline{\mathbb{CP}}_1$  input is used to obtain divide-by-three operation at the  $Q_1$  and  $Q_2$  outputs and divide-by-six operation at the  $Q_3$  output.

#### MODE SELECTION TABLE

	MODE CLEECTION TABLE						
	ESET UTS		out	rput	S		
MR	MR <sub>2</sub>	Q <sub>0</sub>	Qı	Q <sub>2</sub>	Q <sub>3</sub>		
H	H H	L L L L Count					
L	L	Count Count					


H = HIGH Voltage Level L = LOW Voltage Level

#### TRUTH TABLE

COUNT	OUTPUT					
	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>		
0	L	L	L.	L		
1 1	Н	L	L	L		
2	Ĺ	Н	L	L		
3	Н	Н	L	L		
4	L	L	Н	L		
5	Н	L	Н	L		
6	L	L	L	Н		
7	Н	L	L	Н		
8	Ŀ,	Н	L	Н		
- 9	Н	Н	L	Η		
10	L	L	Н	Н		
11	Н	L	Н	Н		

NOTE: Output Q<sub>0</sub> connected to  $\overline{CP}_1$ 

#### LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)							
SYMBOL	PARAMETER	54/74		54/74LS		UNITS	CONDITIONS
	FANAMEIEN	Min	Max	Min	Max		
liH	Input HIGH Current, CPo		1.0		0.2	mA	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5 V
lін	Input HIGH Current, CP1		1.0		0.4	mA	$V_{CC} = Max$ , $V_{IN} = 5.5 V$
lcc	Power Supply Current		39		15	mA	V <sub>CC</sub> = Max

AC CHARACTERISTICS: V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C (See Section 3 for waveforms and load configurations)

		54/74	54/74LS	UNITS	CONDITIONS
SYMBOL	PARAMETER	C <sub>L</sub> = 15 pF R <sub>L</sub> = 400 Ω	C <sub>L</sub> = 15 pF		
		Min Max	Min Max		
fmax	Maximum Count Frequency, CP <sub>0</sub> Input	32	32	MHz	Figs. 3-1, 3-9
f <sub>max</sub>	Maximum Count Frequency, CP <sub>1</sub> Input	16	16	MHz	Figs. 3-1, 3-9
tplH tpHL	Propagation Delay CP <sub>0</sub> to Q <sub>0</sub>	16 18	16 18	ns	Figs. 3-1, 3-9
tplH tpHL	Propagation Delay CP <sub>0</sub> to Q <sub>3</sub>	48 50	48 50	ns	Figs. 3-1, 3-9
telh tehr	Propagation Delay CP <sub>1</sub> to Q <sub>1</sub>	16 21	16 21	ກຣ	Figs. 3-1, 3-9
tplh tphl	Propagation Delay CP <sub>1</sub> to Q <sub>2</sub>	16 21	16 21	ns	Figs. 3-1, 3-9
tplH tpHL	Propagation Delay <del>CP</del> <sub>1</sub> to Q <sub>3</sub>	32 35	32 35	ns	Figs. 3-1, 3-9
tphl.	Propagation Delay, MR to Qn	40	40	ns	Figs. 3-1, 3-17

# AC OPERATING REQUIREMENTS: $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74	54/74LS	UNITS	CONDITIONS	
	FANAMETER	Min Max	Min Max			
t <sub>w</sub> (H)	CP <sub>0</sub> Pulse Width HIGH	15	15	ns	Fig. 3-9	
t <sub>w</sub> (H)	CP <sub>1</sub> Pulse Width HIGH	30	30	ns	<u> </u>	
t <sub>w</sub> (H)	MR Pulse Width HIGH	15	15	ns	Fig. 3-17	
trec	Recovery Time, MR to CP	25	25	ns		