

ISO7142CC-Q1 4242-V_{PK} Small-Footprint and Low-Power Quad Channel Digital Isolator

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
 - Device HBM Classification Level 3A
 - Device CDM Classification Level C6
- Maximum Signaling Rate: 50 Mbps (with 5-V Supplies)
- Robust Design With Integrated Noise Filter
- Low-Power Consumption, Typical I_{CC} per Channel (With 3.3-V Supplies):
 - 1.3 mA at 1 Mbps, 2.5 mA at 25 Mbps
- 50 kV/μs Transient Immunity, Typical
- Long Life with SiO₂ Isolation Barrier
- Operates From 2.7-V, 3.3-V and 5-V Supply
- 2.7-V to 5.5-V Level Translation
- Small QSOP-16 Package
- Safety and Regulatory Approvals
 - 2500-V_{RMS} Isolation for 1 Minute per UL 1577
 - 4242-V_{PK} Isolation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
 - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 End Equipment Standards
 - Planned CQC Certification per GB4943.1-2011

2 Applications

- General Purpose Isolation
- Industrial Automation
- Motor Control
- Solar Inverters

3 Description

The ISO7142CC-Q1 device provides galvanic isolation up to 2500 V_{RMS} for 1 minute per UL 1577 and 4242-V_{PK} per VDE V 0884-10. The ISO7142CC-Q1 is a quad-channel isolator with two forward and two reverse-direction channels. This device is capable of maximum data rate of 50 Mbps with 5-V supplies and 40 Mbps with 3.3-V or 2.7-V supplies. The ISO7142CC-Q1 device has integrated filters on the inputs to support noise-prone applications.


Each isolation channel has a logic input and output buffer separated by a silicon dioxide (SiO₂) insulation barrier. Used in conjunction with isolated power supplies, this device prevents noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. This device has TTL input thresholds and can operate from 2.7-V, 3.3-V, and 5-V supplies.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7142CC-Q1	SSOP (16)	4.90 mm × 3.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



V_{CCI} and GNDI are supply and ground connections respectively for the input channels.

V_{CCO} and GNDO are supply and ground connections respectively for the output channels.



Table of Contents


1 Features 1 2 Applications 1 3 Description 1 4 Revision History 2 5 Pin Configuration and Functions 3 6 Specifications 4 6.1 Absolute Maximum Ratings 4 6.2 ESD Ratings..... 4 6.3 Recommended Operating Conditions..... 4 6.4 Thermal Information 4 6.5 Electrical Characteristics—5-V Supply 5 6.6 Supply Current Characteristics—5-V Supply 5 6.7 Electrical Characteristics—3.3-V Supply 5 6.8 Supply Current Characteristics—3.3-V Supply 6 6.9 Electrical Characteristics—2.7-V Supply 6 6.10 Supply Current Characteristics—2.7-V Supply 6 6.11 Power Dissipation Characteristics 6 6.12 Switching Characteristics—5-V Supply..... 7 6.13 Switching Characteristics—3.3-V Supply 7 6.14 Switching Characteristics—2.7-V Supply..... 8 6.15 Typical Characteristics 8	7 Parameter Measurement Information 10 8 Detailed Description 12 8.1 Overview 12 8.2 Functional Block Diagram 12 8.3 Feature Description..... 13 8.4 Device Functional Modes..... 15 9 Application and Implementation 16 9.1 Application Information..... 16 9.2 Typical Application 16 10 Power Supply Recommendations 18 11 Layout 18 11.1 Layout Guidelines 18 11.2 Layout Example 19 12 Device and Documentation Support 20 12.1 Documentation Support 20 12.2 Community Resources..... 20 12.3 Trademarks 20 12.4 Electrostatic Discharge Caution..... 20 12.5 Glossary 20 13 Mechanical, Packaging, and Orderable Information 20
--	--

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2015	*	Initial release.

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN1	7	I	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
EN2	10	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
GND1	2	—	Ground connection for V_{CC1}
	8		
GND2	9	—	Ground connection for V_{CC2}
	15		
INA	3	I	Input, channel A
INB	4	I	Input, channel B
INC	12	I	Input, channel C
IND	11	I	Input, channel D
OUTA	14	O	Output, channel A
OUTB	13	O	Output, channel B
OUTC	5	O	Output, channel C
OUTD	6	O	Output, channel D
V_{CC1}	1	—	Power supply, V_{CC1}
V_{CC2}	16	—	Power supply, V_{CC2}

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage ⁽²⁾	V_{CC1}, V_{CC2}	-0.5	6	V
Voltage	INx, OUTx, ENx	-0.5	$V_{CC} + 0.5^{(3)}$	V
I_O	Output current	-15	15	mA
T_J	Maximum junction temperature		150	°C
T_{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000
		Charged-device model (CDM), per AEC Q100-011	±1500

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{CC1}, V_{CC2}	Supply voltage	2.7		5.5	V
I_{OH}	High-level output current	$V_{CC} \geq 3\text{ V}$	-4		mA
		$V_{CC} < 3\text{ V}$	-2		
I_{OL}	Low-level output current			4	mA
V_{IH}	High-level input voltage	2		5.5	V
V_{IL}	Low-level input voltage	0		0.8	V
t_{ui}	Input pulse duration	$V_{CC} \geq 4.5\text{ V}$	20		ns
		$V_{CC} < 4.5\text{ V}$	25		
$1 / t_{ui}$	Signaling rate	$V_{CC} \geq 4.5\text{ V}$	0	50	Mbps
		$V_{CC} < 4.5\text{ V}$	0	40	
T_J	Junction temperature			136	°C
T_A	Ambient temperature	-55	25	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	ISO7142CC-Q1	UNIT
		DBQ (SSOP)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	104.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	57.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	18.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	46.4	°C/W
$R_{\theta Jcbot}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics—5-V Supply

 V_{CC1} and V_{CC2} at 5 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -4$ mA; see Figure 8	$V_{CCO}^{(1)} - 0.5$			V
		$I_{OH} = -20$ μ A; see Figure 8	$V_{CCO} - 0.1$			
V_{OL}	Low-level output voltage	$I_{OL} = 4$ mA; see Figure 8	0.4			V
		$I_{OL} = 20$ μ A; see Figure 8	0.1			
$V_{I(HYS)}$	Input threshold voltage hysteresis		480			mV
I_{IH}	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx	10			μ A
I_{IL}	Low-level input current	$V_{IL} = 0$ V at INx or ENx	-10			
CMTI	Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V; see Figure 11	25	70		kV/ μ s

(1) V_{CCI} = Supply voltage for the input channel; V_{CCO} = Supply voltage for the output channel

6.6 Supply Current Characteristics—5-V Supply

 V_{CC1} and V_{CC2} at 5 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current for V_{CC1} and V_{CC2}	Disable	EN1 = EN2 = 0 V	I_{CC1}, I_{CC2}		0.8	1.6	mA
	DC to 1 Mbps	DC signal: $V_I = V_{CCI}$ or 0 V, AC signal: All channels switching with square wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		3.3	5	
	10 Mbps	All channels switching with square wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		4.9	7	
	25 Mbps	All channels switching with square wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		7.3	10	
	50 Mbps	All channels switching with square wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		11.1	14.5	

6.7 Electrical Characteristics—3.3-V Supply

 V_{CC1} and V_{CC2} at 3.3 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -4$ mA; see Figure 8	$V_{CCO}^{(1)} - 0.5$			V
		$I_{OH} = -20$ μ A; see Figure 8	$V_{CCO} - 0.1$			
V_{OL}	Low-level output voltage	$I_{OL} = 4$ mA; see Figure 8	0.4			V
		$I_{OL} = 20$ μ A; see Figure 8	0.1			
$V_{I(HYS)}$	Input threshold voltage hysteresis		460			mV
I_{IH}	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx	10			μ A
I_{IL}	Low-level input current	$V_{IL} = 0$ V at INx or ENx	-10			
CMTI	Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V; see Figure 11	25	50		kV/ μ s

(1) V_{CCI} = Supply voltage for the input channel; V_{CCO} = Supply voltage for the output channel

6.8 Supply Current Characteristics—3.3-V Supply

 V_{CC1} and V_{CC2} at 3.3 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current for V_{CC1} and V_{CC2}	Disable	EN1 = EN2 = 0 V	I_{CC1}, I_{CC2}		0.5	1	mA
	DC to 1 Mbps	DC signal: $V_I = V_{CC1}$ or 0 V AC signal: All channels switching with square-wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		2.5	4	
	10 Mbps	All channels switching with square wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		3.5	5	
	25 Mbps	All channels switching with square wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		5	7	
	40 Mbps	All channels switching with square wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		6.5	10	

6.9 Electrical Characteristics—2.7-V Supply

 V_{CC1} and V_{CC2} at 2.7 V (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH} High-level output voltage	$I_{OH} = -2$ mA; see Figure 8	$V_{CCO}^{(1)} - 0.3$			V
	$I_{OH} = -20$ μ A; see Figure 8	$V_{CCO} - 0.1$			
V_{OL} Low-level output voltage	$I_{OL} = 4$ mA; see Figure 8	0.4			V
	$I_{OL} = 20$ μ A; see Figure 8	0.1			
$V_{I(HYS)}$ Input threshold voltage hysteresis		360			mV
I_{IH} High-level input current	$V_{IH} = V_{CC1}^{(1)}$ at INx or ENx	10			μ A
I_{IL} Low-level input current	$V_{IL} = 0$ V at INx or ENx	-10			
CMTI Common-mode transient immunity	$V_I = V_{CC1}$ or 0 V; see Figure 11	25	45		kV/ μ s

 (1) V_{CCI} = Supply voltage for the input channel; V_{CCO} = Supply voltage for the output channel

6.10 Supply Current Characteristics—2.7-V Supply

 V_{CC1} and V_{CC2} at 2.7 V (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current for V_{CC1} and V_{CC2}	Disable	EN1 = EN2 = 0 V	I_{CC1}, I_{CC2}		0.4	0.8	mA
	DC to 1 Mbps	DC signal: $V_I = V_{CC1}$ or 0 V AC signal: All channels switching with square-wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		2.2	3.5	
	10 Mbps	All channels switching with square wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		3	4.2	
	25 Mbps	All channels switching with square wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		4.2	5.5	
	40 Mbps	All channels switching with square wave clock input; $C_L = 15$ pF	I_{CC1}, I_{CC2}		5.4	7.5	

6.11 Power Dissipation Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D Device power dissipation	$V_{CC1} = V_{CC2} = 5.5$ V, $T_J = 150^\circ$ C, $C_L = 15$ pF Input a 25-MHz, 50% duty cycle square wave			170	mW

6.12 Switching Characteristics—5-V Supply

V_{CC1} and V_{CC2} at 5 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t_{PLH} , t_{PHL}	Propagation delay time	See Figure 8	15	21	38	ns
PWD ⁽¹⁾	Pulse width distortion $ t_{PHL} - t_{PLH} $	See Figure 8			3.5	ns
$t_{sk(o)}$ ⁽²⁾	Channel-to-channel output skew time	Same-direction channels			1.5	ns
		Opposite-direction channels			6.5	
$t_{sk(pp)}$ ⁽³⁾	Part-to-part skew time				14	ns
t_r	Output signal rise time	See Figure 8		2.5		ns
t_f	Output signal fall time	See Figure 8		2.1		ns
t_{PHZ} , t_{PLZ}	Disable propagation delay, high/low-to-high impedance output	See Figure 9		7	12	ns
t_{PZH}	Enable propagation delay, high impedance-to-high output	See Figure 9		6	12	ns
t_{PZL}	Enable propagation delay, high impedance-to-low output	See Figure 9		12	23	us
t_{fs}	Fail-safe output delay time from input data or power loss	See Figure 10		8		μ s
t_{GR}	Input glitch rejection time			9.5		ns

(1) Also known as pulse skew

(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals, and loads.

6.13 Switching Characteristics—3.3-V Supply

V_{CC1} and V_{CC2} at 3.3 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t_{PLH} , t_{PHL}	Propagation delay time	See Figure 8	16	25	46	ns
PWD ⁽¹⁾	Pulse width distortion $ t_{PHL} - t_{PLH} $	See Figure 8			3	ns
$t_{sk(o)}$ ⁽²⁾	Channel-to-channel output skew time	Same-direction Channels			2	ns
		Opposite-direction Channels			6.5	
$t_{sk(pp)}$ ⁽³⁾	Part-to-part skew time				21	ns
t_r	Output signal rise time	See Figure 8		3		ns
t_f	Output signal fall time	See Figure 8		2.5		ns
t_{PHZ} , t_{PLZ}	Disable propagation delay, from high/low to high-impedance output	See Figure 9		9	14	ns
t_{PZH}	Enable propagation delay, from high-impedance to high output	See Figure 9		9	17	ns
t_{PZL}	Enable propagation delay, from high-impedance to low output	See Figure 9		12	24	us
t_{fs}	Fail-safe output delay time from input data or power loss	See Figure 10		7		μ s
t_{GR}	Input glitch rejection time			11		ns

(1) Also known as pulse skew

(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.14 Switching Characteristics—2.7-V Supply

V_{CC1} and V_{CC2} at 2.7 V (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t_{PLH} , t_{PHL}	Propagation delay time	See Figure 8	18	28	50	ns
PWD ⁽¹⁾	Pulse width distortion $ t_{PHL} - t_{PLH} $	See Figure 8			3	ns
$t_{sk(o)}$ ⁽²⁾	Channel-to-channel output skew time	Same-direction Channels			3	ns
	Opposite-direction Channels				8.5	ns
$t_{sk(pp)}$ ⁽³⁾	Part-to-part skew time				24	ns
t_r	Output signal rise time	See Figure 8		3.5		ns
t_f	Output signal fall time	See Figure 8		2.8		ns
t_{PHZ} , t_{PLZ}	Disable propagation delay, from high/low to high-impedance output	See Figure 9		10	15	ns
t_{PZH}	Enable propagation delay, from high-impedance to high output	See Figure 9		10	19	ns
t_{PZL}	Enable propagation delay, from high-impedance to low output	See Figure 9		12	23	us
t_{fs}	Fail-safe output delay time from input data or power loss	See Figure 10		7		μ s
t_{GR}	Input glitch rejection time			12		ns

(1) Also known as pulse skew

(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals, and loads.

6.15 Typical Characteristics




Figure 1. ISO7142CC-Q1 Supply Current for All Channels vs Data Rate




Figure 2. High-Level Output Voltage vs High-Level Output Current

Typical Characteristics (continued)




Figure 3. Low-Level Output Voltage vs Low-Level Output Current




Figure 4. V_{CC} Undervoltage Threshold vs Free-Air Temperature




Figure 5. Propagation Delay Time vs Free-Air Temperature




Figure 6. Input Glitch Rejection Time vs Free-Air Temperature






Figure 7. Peak-Peak Output Jitter vs Data Rate

7 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_o = 50 \Omega$. At the input, a 50- Ω resistor is required to terminate the input-generator signal. It is not needed in an actual application.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.


Figure 8. Switching-Characteristics Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_o = 50 \Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.


Figure 9. Enable/Disable Propagation Delay-Time Test Circuit and Waveform

Parameter Measurement Information (continued)



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 10. Failsafe Delay-Time Test Circuit and Voltage Waveforms



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 11. Common-Mode Transient Immunity Test Circuit

8 Detailed Description

8.1 Overview

The isolator in [Figure 12](#) is based on a capacitive isolation barrier technique. The I/O channel of the device consists of two internal data channels, a high-frequency channel (HF) with a bandwidth from 100 kbps up to 50 Mbps, and a low-frequency channel (LF) covering the range from 100 kbps down to DC. In principle, a single-ended input signal entering the HF-channel is split into a differential signal through the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transients, which then are converted into differential pulses by two comparators. The comparator outputs drive a NOR-gate flip-flop whose output feeds an output multiplexer. A decision logic (DCL) at the driving output of the flip-flop measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high- to the low-frequency channel.

Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency signal, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.

8.2 Functional Block Diagram




Figure 12. Conceptual Block Diagram of a Digital Capacitive Isolator

8.3 Feature Description

8.3.1 Insulation and Safety-Related Specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	0.014			mm
$C_I^{(1)}$	Input capacitance	$V_I = V_{CC}/2 + 0.4 \sin(2\pi ft)$, $f = 1 \text{ MHz}$, $V_{CC} = 5 \text{ V}$		2		pF
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12						
V_{IOTM}	Maximum transient isolation voltage				4242	V_{PK}
V_{IORM}	Maximum working isolation voltage				566	V_{PK}
V_{PR}	Input-to-output test voltage	After Input/Output safety test subgroup 2/3, $V_{PR} = V_{IORM} \times 1.2$, $t = 10 \text{ s}$, Partial discharge $< 5 \text{ pC}$			679	V_{PK}
		Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$, $t = 10 \text{ s}$, Partial discharge $< 5 \text{ pC}$			906	
		Method b1, 100% production test, $V_{PR} = V_{IORM} \times 1.875$, $t = 1 \text{ s}$, Partial discharge $< 5 \text{ pC}$			1061	
L(101)	Minimum air gap (clearance)	Shortest terminal to terminal distance through air	3.7			mm
L(102)	Minimum external tracking (creepage)	Shortest terminal to terminal distance across the package surface	3.7			mm
	Pollution degree			2		
CTI	Tracking resistance (comparative tracking index)	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 400			V
$R_{IO}^{(2)}$	Isolation resistance, input to output	$V_{IO} = 500 \text{ V}$, $T_A = 25^\circ\text{C}$			$>10^{12}$	Ω
		$V_{IO} = 500 \text{ V}$, $100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			$>10^{11}$	
		$V_{IO} = 500 \text{ V}$, $T_S = 150^\circ\text{C}$			$>10^9$	
$C_{IO}^{(2)}$	Barrier capacitance, input to output	$V_I = 0.4 \sin(2\pi ft)$, $f = 1 \text{ MHz}$		2.4		pF
UL 1577						
V_{ISO}	Withstanding Isolation voltage	$V_{TEST} = V_{ISO} = 2500 V_{RMS}$, 60 sec (qualification); $V_{TEST} = 1.2 * V_{ISO} = 3000 V_{RMS}$, 1 sec (100% production)			2500	V_{RMS}

(1) Measured from input data pin to ground.

(2) All pins on each side of the barrier tied together creating a two-terminal device.

NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

Table 1. IEC 60664-1 Ratings Table

PARAMETER	TEST CONDITIONS	SPECIFICATION
Material Group		II
Installation classification / Overvoltage Category for Basic Insulation	Rated mains voltage $\leq 150 V_{RMS}$	I–IV
	Rated mains voltage $\leq 300 V_{RMS}$	I–III

8.3.2 Regulatory Information

VDE	UL	CSA	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1):2011-07	Certified under UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1	Plan to certify according to GB 4943.1-2011
Basic Insulation; Maximum transient Isolation Isolatiolationvoltage, 4242 V_{PK} Maximum working isolation voltage, 566 V_{PK}	Single protection, 2500 V_{RMS} (1)	3000 V_{RMS} Isolation rating; 185 V_{RMS} Reinforced Insulation and 370 V_{RMS} Basic Insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed.+A1+A2; 150 V_{RMS} Reinforced Insulation and 300 V_{RMS} Basic Insulation per CSA 61010-1-12 and IEC 61010-1 3rd Ed.	Basic Insulation, Altitude \leq 5000m, Tropical climate, 250 V_{RMS} maximum working voltage.
File number: 40016131	File number: E181974	Master contract number: 220991	Certification Planned

(1) Production tested \geq 3000 V_{RMS} for 1 second in accordance with UL 1577.

8.3.3 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S Safety input, output, or supply current	DBQ-16 $\theta_{JA} = 104.5^\circ\text{C/W}$, $V_I = 5.5\text{ V}$, $T_J = 150^\circ\text{C}$, $T_A = 25^\circ\text{C}$			217	mA
				332	
				443	
T_S Maximum safety temperature				150	$^\circ\text{C}$

The safety-limiting constraint is the absolute-maximum junction temperature specified in the [Absolute Maximum Ratings](#) table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.




Figure 13. Thermal Derating Curve for Safety Limiting Current per VDE

8.4 Device Functional Modes

Table 2 lists the functional modes for the ISO7142CC-Q1.

Table 2. Function Table⁽¹⁾

V _{CCI}	V _{CCO}	INPUT (IN _x)	OUTPUT ENABLE (EN _x)	OUTPUT (OUT _x)
PU	PU	H	H or open	H
		L	H or open	L
		X	L	Z
		Open	H or open	H
PD	PU	X	H or open	H
PD	PU	X	L	Z
X	PD	X	X	Undetermined

(1) V_{CCI} = Input-side Supply Voltage; V_{CCO} = Output-side Supply Voltage; PU = Powered Up (V_{CC} ≥ 2.7 V); PD = Powered Down (V_{CC} ≤ 2.1 V); X = Irrelevant; H = High Level; L = Low Level; Z = High Impedance

8.4.1 Device I/O Schematics




Figure 14. Device I/O Schematics

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO7142CC-Q1 device uses single-ended TTL-logic switching technology. The supply voltage range is from 2.7 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, keep in mind that because of the single-ended design structure the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μC or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

Figure 15 shows the typical isolated CAN interface implementation.




Figure 15. Typical Isolated CAN Application Circuit for ISO7142CC-Q1

9.2.1 Design Requirements

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO7142CC-Q1 device only requires two external bypass capacitors to operate.

Typical Application (continued)

9.2.2 Detailed Design Procedure

Figure 16 shows the hookup of a typical ISO7142CC-Q1 circuit. The only external components are two bypass capacitors.




Figure 16. Typical ISO7142CC-Q1 Circuit Hook-up

9.2.3 Application Curves




Figure 17. Typical Eye Diagram at 40 Mbps, PRBS $2^{16} - 1$, 2.7-V Operation




Figure 18. Typical Eye Diagram at 40 Mbps, PRBS $2^{16} - 1$, 3.3-V Operation

Typical Application (continued)




Figure 19. Typical Eye Diagram at 50 Mbps,
PRBS $2^{16} - 1$, 5-V Operation

10 Power Supply Recommendations

To help ensure reliable operation supply voltages, a 0.1- μ F bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501-Q1](#). For such applications, detailed power supply design and transformer selection recommendations are available in SN6501-Q1 datasheet ([SLLSEF3](#)).

11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 20](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see the application note, *Digital Isolator Design Guide*, [SLLA284](#).

Layout Guidelines (continued)

11.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL 94 V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and self-extinguishing flammability-characteristics.

11.2 Layout Example




Figure 20. Recommended Layer Stack

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- *Digital Isolator Design Guide*, [SLLA284](#)
- *Isolation Glossary*, [SLLA353](#)
- *ISO71xx EVM User's Guide*, [SLLU179](#)
- *SN6501-Q1 Transformer Driver for Isolated Power Supplies*, [SLLSEF3](#)
- *SN65HVD231Q-Q1 3.3-V CAN Transceivers*, [SGLS398](#)
- *TMS320F28035 Piccolo™ Microcontrollers*, [SPRS584](#)
- *TPS76333-Q1 Low-Power 150-mA Low-Dropout Linear Regulators*, [SGLS247](#)

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

Piccolo, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7142CCQDBQQ1	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7142Q	Samples
ISO7142CCQDBQRQ1	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7142Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7142CC-Q1 :

- Catalog: [ISO7142CC](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7142CCQDBQRQ1	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7142CCQDBQRQ1	SSOP	DBQ	16	2500	350.0	350.0	43.0

GENERIC PACKAGE VIEW

DBQ 16

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4073301-2/1

EXAMPLE BOARD LAYOUT

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4214846/A 03/2014

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.127 MM] THICK STENCIL
SCALE:8X

4214846/A 03/2014

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated