March 1998

DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

FAIRCHILD

SEMICONDUCTOR

DM7473 Dual Master-Slave J-K Flip-Flops with Clear and **Complementary Outputs**

General Description

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic states of the J and K inputs must not be allowed to change while the clock is high. Data transfers to the outputs on the falling edge of the clock pulse. A low logic level on the clear input will reset the outputs regardless of the logic states of the other inputs.

Features

 Alternate Military/Aerospace device (5473) is available. Contact a Fairchild Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 5473DMQB, 5473FMQB, DM5473J, DM5473W or DM7473N See Package Number J14A, N14A or W14B

Function Table

Inputs				Outputs		
CLR	CLK	J	к	Q	Q	
L	Х	Х	Х	L	Н	
н	л	L	L	Qo	$\overline{Q}_{\mathrm{o}}$	
н	л	н	L	н	L	
н	л	L	н	L	Н	
н	л	н	н	Το	ggle	

H = High Logic Level



L = Low Logic Level X = Either Low or High Logic Level

--- = Positive pulse data. the J and K inputs must be held constant while the clock is high. Data is transferred to the

outputs on the falling edge of the clock pulse. Q_0 = The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each high level clock pulse.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	

DM54 and 54 DM74 Storage Temperature Range

–55°C to +125°C 0°C to +70°C -65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter			DM5473			DM7473			
			Min	Nom	Max	Min	Nom	Max		
V _{cc}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V	
VIH	High Level Input	Voltage	2			2			V	
VIL	Low Level Input	Voltage			0.8			0.8	V	
I _{он}	High Level Outp	ut Current			-0.4			-0.4	mA	
I _{OL}	Low Level Output	ut Current			16			16	mA	
f _{CLK}	Clock Frequency	/ (Note 6)	0		15	0		15	MHz	
tw	Pulse Width	Clock High	20			20				
	(Note 6)	Clock Low	47			47			ns	
		Clear Low	25			25				
t _{su}	Input Setup Time (Notes 2, 6)		0↑			0↑			ns	
t _H	Input Hold Time (Notes 2, 6)		01			0↓			ns	
T _A	Free Air Operati	ng Temperature	-55		125	0		70	°C	

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condi	Conditions		Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	$V_{\rm CC} = Min, I_{\rm I} =$	–12 mA			-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH}	V _{CC} = Min, I _{OH} = Max		3.4		V
	Voltage	V _{IL} = Max, V _{IH}	= Min				
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL}	= Max		0.2	0.4	V
	Voltage	V _{IH} = Min, V _{IL}	= Max				
l _l	Input Current @ Max	V _{CC} = Max, V _I	V _{CC} = Max, V _I = 5.5V			1	mA
	Input Voltage						
l _{iH}	High Level Input	V _{CC} = Max	J, K			40	
	Current	$V_1 = 2.4V$	Clock			80	μΑ
			Clear			80	
I _{IL}	Low Level Input	V _{CC} = Max	J, K			-1.6	
	Current	$V_1 = 0.4V$	Clock			-3.2	mA
			Clear			-3.2	
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 4)	DM74	-18		-55	
I _{cc}	Supply Current	V _{CC} = Max, (N	ote 5)		18	34	mA

Note 2: The symbol (\uparrow , \downarrow) indicates the edge of the clock pulse is used for reference: (\uparrow) for rising edge, (\downarrow) for falling edge.

Note 3: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 4: Not more than one output should be shorted at a time.

Note 5: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement the clock input grounded. Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Symbol	Parameter	From (Input) To (Output)	R _L = C _L =	Units	
			Min	Max	
f _{MAX}	Maximum Clock		15		MHz
	Frequency				
t _{PHL}	Propagation Delay Time	Clear		40	ns
	High to Low Level Output	to Q			
t _{PLH}	Propagation Delay Time	Clear		25	ns
	Low to High Level Output	to Q			
t _{PHL}	Propagation Delay Time	Clock to		40	ns
	High to Low Level Output	Q or Q			
t _{PLH}	Propagation Delay Time	Clock to		25	ns
	Low to High Level Output	Q or Q			

www.fairchildsemi.com





www.fairchildsemi.com

