# MITSUBISHI MICROCOMPUTERS 3817 Group

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## DESCRIPTION

The 3817 group is 8-bit microcomputer based on the 740 family core technology.

The 3817 group is designed mainly for VCR timer/function control, and include six 8-bit timers, a fluorescent display automatic display circuit, a PWM function, and an 8-channel A-D converter.

The various microcomputers in the 3817 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 3817 group, refer to the section on group expansion.

## FEATURES

- The minimum instruction execution time ...... 0.63µs (at 6.3MHz oscillation frequency)
- Memory size
   ROM 4K to 60K bytes
   RAM 192 to 1024 bytes
- High-breakdown-voltage output ports ------ 32

٠	Timers
٠	Serial I/O Clock-synchronized 8-bit×2
	(Serial I/O1 has an automatic data transfer function)
٠	PWM output circuit
	8-bit $\times 1$ (also functions as timer 6)
٠	A-D converter 8-bit×8 channels
٠	Fluorescent display function
	Segments ······8 to 24
	Digits 4 to 16
٠	2 Clock generating circuit
	Clock (X <sub>IN</sub> -X <sub>OUT</sub> )Internal feedback resistor
	Sub-clock $(X_{CIN}-X_{COUT})$ Without internal feedback resistor
٠	Power source voltage4.0 to 5.5V
٠	Power dissipation
	In high-speed mode
	(at 6.3MHz oscillation frequency)
	In low-speed mode
	(at 32kHz oscillation frequency)
٠	Operating temperature range

### APPLICATIONS

VCRs, tuners, musical instruments, office automation, etc.



### **MITSUBISHI MICROCOMPUTERS**

# 3817 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



www.DataSheet4U.com

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# **PIN DESCRIPTION**

Pin	Name	Function -	Function except a port function		
V <sub>CC</sub> , V <sub>SS</sub>	Power source	Apply voltage of 4.0 to 5.5V to V <sub>CC</sub> , and 0V to V <sub>SS</sub> .			
V <sub>EE</sub>	Pull-down power input	Applies voltage supplied to pull-down resistors of ports P0, P1 and P3.			
V <sub>REF</sub>	Analog reference voltage	Reference voltage input pin for A-D converter			
AV <sub>SS</sub>	Analog power source	GND input pin for A-D converters     Connect to V <sub>SS</sub> .			
RESET	Reset input	Reset input pin for active "L"			
X <sub>IN</sub>	Clock input	Input and output signals for the internal clock generating of the internal clock generating of the internal feedback resistor.			
Х <sub>оит</sub>	Clock output	Connect a ceramic resonator or quartz-crystal oscillator betw If an external clock is used, connect the clock source to the This clock is used as the oscillating source of system cloce	he X <sub>IN</sub> pin and leave the X <sub>OUT</sub> pln open.		
X <sub>CIN</sub>	Sub-clock input	<ul> <li>Input and output signals for the sub-clock generating circuit.</li> <li>It consist of without internal feedback resistor.</li> <li>Connect a ceramic resonator or quartz-crystal oscillator and external feedback resistor between the X<sub>CIN</sub> and X<sub>COUT</sub> pins.</li> </ul>			
Х <sub>соит</sub>	Sub-clock output	<ul> <li>If an external clock is used, connect the clock source to the X<sub>CIN</sub> pin and leave the X<sub>COUT</sub> pin open.</li> <li>This clock can also be used as the oscillating source of system clock.</li> </ul>			
P0 <sub>0</sub> /SEG <sub>18</sub> / DIG <sub>0</sub> - P0 <sub>7</sub> /SEG <sub>23</sub> / DIG <sub>7</sub>	Output port P0	<ul> <li>8-bit output port</li> <li>The output structure is high-breakdown-voltage P- channel open drain with internal pull-down resistors connected between the output and the V<sub>EE</sub> pin.</li> <li>At reset this port is set to V<sub>EE</sub> pin level.</li> </ul>	• FLD automatic display pins		
P1 <sub>0</sub> /DIG <sub>8</sub> - P1 <sub>7</sub> /DIG <sub>15</sub>	Output port P1	8-bit output port with the same function as port P0	FLD automatic display pins		
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	8-bit CMOS I/O port     I/O direction register allows each pin to be individually pi     At reset this port is set to input mode.     TTL compatible input level     CMOS 3-state output structure	rogrammed as either input or output.		
P3 <sub>0</sub> /SEG <sub>8</sub> - P3 <sub>7</sub> /SEG <sub>15</sub>	Output port P3	8-bit output port with the same function as port P0	FLD automatic display pins		
P40/INT0	Input port P40	• 1-bit CMOS input pin.	External interrupt input pin		
P4₁/INT₁- P4₄/INT₄	I/O port P4	• 7-bit CMOS I/O port with the same function as port P2     • CMOS compatible input level     • CMOS 3-state output structure	External interrupt input pins		
P45					
Р4 <sub>6</sub> /Т1 <sub>ОUT</sub> , Р4 <sub>7</sub> /ТЗ <sub>оит</sub>			• Timer 1, Timer 3 output pin		

### MITSUBISHI MICROCOMPUTERS

# 3817 Group

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# PIN DESCRIPTION

Pin	Pin Name Function		
			Alternate Function
P50/SIN1, P51/SOUT1, P52/S <sub>CLK11</sub> , P53/S <sub>RDV1</sub> / CS/S <sub>CLK12</sub>	I/O port P5	<ul> <li>8-bit I/O port with the same function as port P2</li> <li>N-channel open drain output structure</li> <li>CMOS compatible input level</li> <li>Keep the input voltage of this port between 0V and V<sub>CC</sub>.</li> </ul>	• Serial I/O1 I/O pins
P54/S <sub>IN21</sub> P55/S <sub>OUT2</sub> , P5 <sub>6</sub> /S <sub>CLK2</sub> , P5 <sub>7</sub> /S <sub>RDY2</sub>			• Serial I/O2 I/O pins
P60/PWM0	I/O port P6	• 6-bit CMOS I/O port with the same function as port P2     • CMOS compatible input level	• 14-bit PWM output pin
P61/PWM1		CMOS 3-state output structure	• 8-bit PWM output pin
P62/CNTR0, P63/CNTR1		•	• Timer 2, Timer 4 input pins
P6 <sub>4</sub> , P6 <sub>5</sub>			
P7 <sub>0</sub> /AN <sub>0</sub> - P7 <sub>7</sub> /AN <sub>7</sub>	I/O port P7	8-bit CMOS I/O port with the same function as port P2     CMOS compatible input level     CMOS 3-state output structure	A-D conversion input pins
P80/SEG0- P87/SEG7	I/O port P8	<ul> <li>8-bit I/O port with the same function as port P2</li> <li>P-channel open drain output structure</li> <li>CMOS compatible input level</li> <li>Please note that this port does not have internal pull- down resistors.</li> </ul>	• FLD automatic display pins

### MITSUBISHI MICROCOMPUTERS

### www.DataSheet4U.com

# 3817 Group

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# PART NUMBERING



# MITSUBISHI MICROCOMPUTERS 3817 Group

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## GROUP EXPANSION

Mitsubishi plans to expand the 3817 group as follows:

- (1) Support for mask ROM, One Time PROM, and EPROM versions



### Currently supported products are listed below.

### As of May 1996

Product	(P) ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38172M4-XXXFP	16384(16254)	384		Mask ROM version
M38173M6-XXXFP	24576(24446)	512	7.	Mask ROM version
M38174M8-XXXFP			80P6N-A	Mask ROM version
M38174E8-XXXFP				One Time PROM version
M38174E8FP				One Time PROM version (blank)
M38174E8FS	32768(32638)	640	80D0	EPROM version
M38174E8HXXXFP			80P6N-A	One Time PROM version
M38174E8HFP				One Time PROM version (blank)
M38174E8HFS	,		80D0	EPROM version
M38177MC-XXXFP				Mask ROM version
M38177EC-XXXFP			80P6N-A	One Time PROM version
M38177ECFP				One Time PROM version (blank)
M38177ECFS	49152(49022)	1024	80D0	EPROM version
M38177ECHXXXFP				One Time PROM version
M38177ECHFP	8177ECHFP		80P6N-A	One Time PROM version (blank)
M38177ECHFS			80D0	EPROM version

www.DataSheet4U.com

# MITSUBISHI MICROCOMPUTERS 3817 Group

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The 3817 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 (Software) User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows: The FST and SLW instruction cannot be used.

The STP, WIT, MUL and DIV instruction can be used.

### **CPU MODE REGISTER**

The CPU mode register is allocated at address  $003B_{16}$ . The CPU mode register contains the stack page selection bit and the internal system clock selection bit.



Fig. 1 Structure of CPU mode register

## MEMORY

## Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

### RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

### ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

### Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

### Zero Page

The 256 bytes from addresses  $0000_{16}$  to  $00FF_{16}$  are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

### **Special Page**

The 256 bytes from addresses  $FF00_{16}$  to  $FFFF_{16}$  are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

RAM area					SFR area	
RAM capacity (bytes)	Address XXXX <sub>16</sub>			0040 <sub>16</sub>	FLD automatic display RAM area	Zero page
192	00FF18					
256	013F <sub>16</sub>			010016	Seriall/Oautomatic transfer RAM area	
384	01BF <sub>16</sub>		RAM	012016		
512	023F <sub>16</sub>					
640	02BF <sub>16</sub>					
768	033F <sub>16</sub>					
896	03BF <sub>16</sub>			XXXX <sub>16</sub>		
1024	043F <sub>16</sub>		. •		Reserved area	
ROM area				044016		
ROM capacity (bytes)	Address YYYY <sub>16</sub>	Address ZZZZ16	ţ		Not used	
4096	F000 <sub>16</sub>	F080 <sub>16</sub>	,	- YYYY <sub>16</sub>		
8192	E000 <sub>16</sub>	E080 <sub>16</sub>		1 1 1 16		
12288	D000 <sub>16</sub>	D080 <sub>16</sub>	1		Reserved ROM area	
16384	C000 <sub>16</sub>	C08016			(128 bytes)	
20480	B000 <sub>16</sub>	B080 <sub>16</sub>		ZZZZ <sub>16</sub>		
24576	A000 <sub>16</sub>	A080 <sub>16</sub>				
28672	9000 <sub>16</sub>	908016				
32768	800016	808016				
36864	7000 <sub>16</sub>	7080 <sub>16</sub>				
40960	6000 <sub>16</sub>	6080 <sub>16</sub>	ROM			_
45056	5000 <sub>16</sub>	5080 <sub>16</sub>		FF00 <sub>16</sub>		
49152	4000 <sub>16</sub>	408016				
53248	3000 <sub>16</sub>	308016		FFDC <sub>16</sub>		
57344	200016	208016				Specia
61440	1000 <sub>16</sub>	108018			Interrupt vector area	page
				FFFE <sub>16</sub>	Reserved ROM area	

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

```
000016
         Port P0 (P0)
000116
000216
          Port P1 (P1)
000316
000416
         Port P2 (P2)
000516
          Port P2 direction register (P2D)
000616
          Port P3 (P3)
000716
000816
         Port P4 (P4)
000916
         Port P4 direction register (P4D)
000A16
         Port P5 (P5)
000B<sub>16</sub> Port P5 direction register (P5D)
000C16 Port P6 (P6)
000D16
          Port P6 direction register (P6D)
000E16 Port P7 (P7)
000F16
         Port P7 direction register (P7D)
001016
         Port P8 (P8)
         Port P8 direction register (P8D)
001118
0012<sub>18</sub>
001316
001416
001516
001616
001716
001816
          Serial I/O automatic transfer data pointer (SIODP)
0019<sub>16</sub>
          Serial I/O1 control register (SIO1CON)
001A16
          Serial I/O automatic transfer control register (SIOAC)
001B<sub>16</sub> Serial I/O1 register (SIO1)
001C<sub>16</sub>
          Serial I/O automatic transfer interval register (SIOAI)
001D<sub>18</sub> Serial I/O2 control register (SIO2CON)
001E18
001F16 Serial I/O2 register (SIO2)
```

Fig. 3 Memory map of special function register (SFR)

### I/O PORTS Direction Registers

The 3817 group has 45 programmable I/O pins arranged in six I/O ports (ports P2 and P4 to P8). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.



## **High-Breakdown-Voltage Output Ports**

The 3817 group has four ports with high-breakdown-voltage pins (ports P0, P1, P3, P8). The high-breakdown-voltage ports have P-channel open drain output with a breakdown voltage of  $V_{cc}$ —40V. Each pin in Ports P0, P1, and P3 has an internal pull-down resistor connected to  $V_{EE}$ . Port P8 has no internal pull-down resistors, so that connect an external resistor to each port. At reset, the P-channel output transistor of each port latch is turned off, so it becomes  $V_{EE}$  level ("L") by the pull-down resistor.

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address  $0038_{16}$ ) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).

# MITSUBISHI MICROCOMPUTERS

# 3817 Group

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagra No.
P0 <sub>0</sub> /SEG <sub>16</sub> / DIG <sub>0</sub> - P0 <sub>7</sub> /SEG <sub>23</sub> / DIG <sub>7</sub>	Port P0	Output	High-breakdown- voltage P-channel open-drain output with pull-down resistor	FLD automatic display function	FLDC mode register Port P0 segment/digit switching register High-breakdown- voltage port control register	(1)
P1₀/DIG <sub>8</sub> - P1₃/DIG <sub>11</sub>			High-breakdown- voltage P-channel		FLDC mode register High-breakdown- voltage port control register	(2)
₽1₄/DIG <sub>12</sub> - P1 <sub>7</sub> /DIG <sub>15</sub>	Port P1	Output	open-drain output with pull-down resistor	FLD automatic display function	FLDC mode register Port P1 digit/port switching register High-breakdown- voltage port control register	(3)
P2 <sub>0</sub> -P2 <sub>7</sub>	Port P2	Input/output, individual bits	TTL level input CMOS 3-state output			(4)
P3 <sub>0</sub> /SEG <sub>8</sub> - P3 <sub>7</sub> /SEG <sub>15</sub>	Port P3	Output	High-breakdown- voltage P-channel open-drain output with pull-down resistor	FLD automatic display function	FLDC mode register High-breakdown- voltage port control register	(5)
P4 <sub>0</sub> /INT <sub>0</sub>		Input	CMOS compatible input level	External Interrupt	Interrupt edge selection register	(6)
P4 <sub>1</sub> /INT <sub>1</sub> - P4 <sub>4</sub> /INT <sub>4</sub>	Port P4	Input/output,	CMOS compatible input level CMOS 3-state output	External interrupt input	Interrupt edge selection register	(7)
Р4 <sub>6</sub> Р4 <sub>6</sub> /T1 <sub>OUT</sub> , Р4 <sub>7</sub> /T3 <sub>OUT</sub>		individual bits		Timer output	Timer 12 mode register Timer 34 mode register	(4) (8)
Р5 <sub>0</sub> /S <sub>IN1</sub> , Р5 <sub>1</sub> /S <sub>OUT1</sub> , Р5 <sub>2</sub> /S <sub>CLK1</sub> ,				Serial I/O1 function	Serial I/O1 control register Serial I/O automatic	(9) (10)
P5 <sub>3</sub> /S <sub>RDY1</sub> / CS/S <sub>CLK12</sub>	Port P5	Input/output, individual bits		1/0	transfer control register	(11)
P54/S <sub>IN2</sub> , P5 <sub>5</sub> /S <sub>OUT2</sub> , P5 <sub>6</sub> /S <sub>CLK2</sub> ,			open-drain output	Serial I/O2 function	Serial I/O2 control	(9)
P57/SRDY2				1/0	register	(11)
P6 <sub>0</sub> /PWM <sub>0</sub>			CMOS competible	14-bit PWM output	PWM control register PWML register PWMH register	(12)
P61/PWM1	Port P6	ort P6 input/output, individual bits	CMOS compatible input level	8-bit PWM output	Timer 56 mode register Timer6 PWM register	(8)
P6 <sub>2</sub> /CNTR <sub>0</sub> , P6 <sub>3</sub> /CNTR <sub>1</sub>			CMOS 3-state output	Timer 2, Timer 4 input	Interrupt edge selection register	(7)
P64, P65			CMOS someolihi-			(4)
P7 <sub>0</sub> /AN <sub>0</sub> - P7 <sub>7</sub> /AN <sub>7</sub>	Port P7	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	A-D conversion input	A-D control register	(13)

www.DataSheet4U.com

www.DataSheet4U.com

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P8 <sub>0</sub> /SEG <sub>0</sub> - P8 <sub>7</sub> /SEG <sub>7</sub>	Port P8	Input/output, individual bits	CMOS compatible input level High-breakdown- voltage P-channel open-drain output without pull-down resistor	FLD automatic display function	FLDC mode register Port P8 segment/port switching register High-breakdown- voltage port control registor	

Note 1. For details of how to use double-function ports as function I/O ports, refer to the applicable sections.

2. Make sure that the input level at each pin is either 0V or  $V_{CC}$  during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from V<sub>CC</sub> to V<sub>SS</sub> through the input-stage gate.

### **MITSUBISHI MICROCOMPUTERS**

# 3817 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



www.DataSheet4U.com

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER





## INTERRUPTS

Interrupts occur by eighteen sources: five external, twelve internal, and one software.

### **Interrupt Control**

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0". Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

When several interrupts occur at the same time, the interrupts are received according to priority.

### **Interrupt Operation**

When an interrupt is received, the contents of the program counter and processor status register are automatically stored into the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

### **Notes on Use**

When the active edge of an external interrupt  $(INT_0-INT_4)$  is changed or when switching interrupt sources in the same vector address, the corresponding interrupt request bit may also be set. Therefore, please take following sequence;

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge selection.
- (3) Clear the interrupt request bit which is selected to "0".
- (4) Enable the external interrupt which is selected.

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request		
interrupt Source	Flionty	High	Low	Generating Conditions	Remarks	
Reset (Note 2)	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable	
INT <sub>0</sub>	2	FFFB <sub>16</sub>	FFFA <sub>16</sub>	At detection of either rising or falling edge of INT <sub>0</sub> input	External interrupt (active edge selectable)	
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edge selectable)	
INT <sub>2</sub>	<b>4</b> ·	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>2</sub> input	External interrupt (active edge selectable)	
Serial I/O1	c.			At completion of data transfer	Valid when serial I/O ordinary mode is selected	
Serial I/O automa- tic transfer	5	FFF5 <sub>16</sub>	FFF4 <sub>16</sub>	At completion of the last data transfer	Valid when serial I/O automa- tic transfer mode is selected	
Serial I/O2	6	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	At completion of data transfer		
Timer 1	7	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	At timer 1 underflow		
Timer 2	8	FFEF <sub>16</sub>	FFEE <sub>16</sub>	At timer 2 underflow	STP release timer underflow	
Timer 3	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 3 underflow		
Timer 4	10	FFEB <sub>16</sub>	FFEA <sub>16</sub>	At timer 4 underflow		
Timer 5	11	FFE916	FFE8 <sub>16</sub>	At timer 5 underflow		
Timer 6	12	FFE7 <sub>16</sub>	FFE6 <sub>16</sub>	At timer 6 underflow	· · · · · · · · ·	
INT <sub>3</sub>	13	FFE5 <sub>16</sub>	FFE4 <sub>16</sub>	At detection of either rising or failing edge of INT <sub>3</sub> input	External interrupt (active edge selectable)	
INT₄	14	FFE316	FFE2 <sub>16</sub>	At detection of either rising or falling edge of INT4 input	External interrupt valid when INT, inter- rupt is selected (active edge selectable)	
A-D converter				At completion of A-D conver- sion	Valid when A-D interrupt is selected	
FLD blanking	15	FFE1 <sub>16</sub>	FFFO	At falling of final digit	Valid when FLD blanking inter- rupt is selected	
FLD digit	15	FFE116	FFE0 <sub>16</sub>	At rising of each digit	Valid when FLD digit interrupt is selected	
BRK instruction	• 16	FFDD <sub>16</sub>	FFDC <sub>16</sub>	At BRK instruction execution	Non-maskable software interrupt	

Note 1. Vector addresses contain interrupt jump destination addresses.

2. Reset function in the same way as an interrupt with the highest priority.

## Table 1. Interrupt vector addresses and priority

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER







### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### TIMERS

The 3817 group has six built-in timers : timer 1, timer 2, timer 3, timer 4, timer 5, and timer 6. All timers are count down. When the timer reaches " $00_{16}$ ", at the next count pulse the contents of the corresponding timer latch is loaded into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock  $\phi$  can be set to either highspeed mode or low-speed mode by the CPU mode register.

### **Timer 1 and Timer 2**

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

Timer 1 can also output a rectangular waveform from the  $P4_6/T1_{OUT}$  pin. The waveform changes polarity each time timer 1 overflows.

The active edge of the external signal  $CNTR_0$  can be set by the interrupt edge selection register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to "FF<sub>16</sub>", and timer 2 is set to " $01_{16}$ ".

### Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the  $P4_7/T3_{OUT}$  pin. The waveform changes polarity each time timer 3 overflows.

The active edge of the external signal  $CNTR_1$  can be set by the interrupt edge selection register.

### **Timer 5 and Timer 6**

The count sources of timer 5 and timer 6 can be selected by setting the timer 56 mode register.

Timer 6 can also output a rectangular waveform from the  $P6_1/PWM_1$  pin. The waveform changes polarity each time timer 6 overflows.

### Timer 6 PWM<sub>1</sub> Mode

Timer 6 can also output a rectangular waveform of n cycles high and m cycles low. The n is the value set in timer latch 6 (address  $0025_{16}$ ) and m is the value in the timer 6 PWM register (address  $0027_{16}$ ). If n is "0", the PWM output is "L", if m is "0" and n is not "0", then the PWM output is "H". In PWM mode, interrupts are generated at the rising edge of the PWM<sub>1</sub> output.

# MITSUBISHI MICROCOMPUTERS 3817 Group

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



www.DataSheet4U.com

### **MITSUBISHI MICROCOMPUTERS**

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER







Note. If the value set in timer 6 is n and the value set in the timer 6 PWM register is m, a PWM waveform with duty cycle n/(n+m) and period (n+m)×t<sub>5</sub> is output (where is t<sub>5</sub> the frequency of the timen@icount@atra6heet4U.com

(n+m)Xts

Timer 6 interrupt request

## SERIAL I/O

The 3817 group has two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2).

Serial I/O1 has a built-in automatic transfer function.Normal serial operation can be set via the serial I/O automatic transfer control register (address  $001A_{16}$ ).

Serial I/O2 can only be used in normal operation mode. The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (addresses  $0019_{16}$  and  $001D_{16}$ ).



### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## Serial I/O Control Registers (SIO1CON, SIO2CON) 0019<sub>16</sub>, 001D<sub>16</sub>

Each of the serial I/O control registers (addresses  $0019_{16}$  and  $001D_{16}$ ) contains seven bits that select various control parameters of the serial I/O function.



### Serial I/O Ordinary Mode

Either an internal clock or an external clock can be selected as the synchronous clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, for selecting of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address  $001B_{16}$  or  $001F_{16}$ ). After eight bits have been transferred, the  $S_{OUT}$  pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift during inputting the transfer clock is. In this case, note that the  $S_{OUT}$  pin does not go to high impedance state at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.



Fig. 13 Serial I/O timing in normal mode (for LSB first)

### Serial I/O Automatic Transfer Mode

The serial I/O1 function has an automatic transfer function. For automatic transfer, switch to the automatic transfer mode by setting the serial I/O automatic transfer control register (address  $001A_{16}$ ).

The following memory spaces are added to the circuits used for the serial I/O1 function in ordinary mode, to enable automatic transfer mode:

- 32 bytes of serial I/O automatic transfer RAM
- A serial I/O automatic transfer control register
- A serial I/O automatic transfer interval register
- A serial I/O automatic transfer data pointer

When using serial I/O automatic transfer, set the serial I/O control register (address  $0019_{16}$ ) in the same way as for the serial I/O ordinary mode. However, note that when external clock is selected and bit 4 (the  $\overline{S_{RDY1}}$  output selection bit) of the serial I/O1 control register "1", port P5<sub>3</sub> becomes the  $\overline{CS}$  input pin by setting.

# Serial I/O Automatic Transfer Control Register (SIOAC) 001A<sub>16</sub>

The serial I/O automatic transfer control register (address 001A<sub>16</sub>) contains four bits that select various control parameters for automatic transfer.



Fig. 14 Structure of serial I/O automatic transfer control register

## Serial I/O Automatic Transfer Data Pointer (SIODP) 001816

The serial I/O automatic transfer data pointer (address 0018<sub>16</sub>) contains five bits that indicate addresses in serial I/O automatic transfer RAM (each address in memory is actually the value in the serial I/O automatic transfer data pointer plus 0100<sub>16</sub>).

Set the serial I/O automatic transfer data pointer to (the number of transfer data-1), to specify the storage position of the start of data.



Fig. 15 Bit allocation of serial I/O automatic transfer RAM

### Serial I/O Automatic Transfer RAM

The serial I/O automatic transfer RAM is the 32 bytes from address 010016 to address 011F16.

### Setting of Serial I/O Automatic Transfer Data

When data is stored in the serial I/O automatic transfer RAM, it is stored with the start of the data at the address set by the serial I/O automatic transfer data pointer and the end of the data at address 010016.

### Serial I/O Automatic Transfer Interval Register (SIOAI) 001C<sub>16</sub>

The serial I/O automatic transfer interval register (address 001C<sub>16</sub>) consists of a 5-bit counter that determines the transfer interval Ti during automatic transfer.

If a value n is written to the serial I/O automatic transfer interval register, a value of  $Ti = (n+2) \times Tc$  is generated, where Tc is the length of one bit of the transfer clock. However, note that this transfer interval setting is only valid when internal clock has been selected as the clock source.



### Fig. 16 Serial I/O automatic transfer interval timing

www.DataSheet4U.com

### Setting of Serial I/O Automatic Transfer Timing

Use the serial I/O1 control register (address  $0019_{16}$ ) and the serial I/O automatic transfer interval register (address  $001C_{16}$ ) to set the timing of serial I/O automatic transfer.

The serial I/O1 control register sets the transfer clock speed, and the serial I/O automatic transfer interval register sets the serial I/O automatic transfer interval.

This setting of transfer interval is valid only when internal clock is selected as the clock source.

### Start of Serial I/O Automatic Transfer

Automatic transfer mode is set by writing "1" to bit 0 of the serial I/O automatic transfer control register (address  $001A_{16}$ ), then automatic transfer starts when "1" is written to that bit. Bit 1 of the serial I/O automatic transfer control register is always "1" during automatic transfer; writing "0" to it is one way to complete automatic transfer.

### **Operation in Serial I/O Automatic Transfer Modes**

There are two modes for serial I/O automatic transfer: full duplex mode and transmit-only mode. Either internal or external clock can be selected for each of these modes.

### Operation in Fullduplex Mode

In fullduplex mode, data can be transmitted and received at the same time. Data in the automatic transfer RAM is sent in sequence and simultaneously receive data is written to the automatic transfer RAM, in accordance with the serial I/O automatic transfer data pointer.

The transfer timing of each bit is the same as in ordinary operation mode, and the transfer clock stops at "H" after eight transfer clocks are counted. If internal clock is selected, the transfer clock remains at "H" for the time set by the serial I/O automatic transfer interval register, then the data at the next address indicated by the serial I/O automatic transfer data pointer is transferred. If external clock is selected, the setting of the automatic transfer interval register is invalid, so the user must ensure that the transfer clock is controlled externally.

Data transfer ends when the contents of the serial I/O automatic transfer pointer reach " $00_{16}$ ". At that point, the serial I/O automatic transfer interrupt request bit is set to "1" and bit 1 of the serial I/O automatic transfer control register is cleared to "0" to complete the serial I/O automatic transfer.

### **Operation in Transmit-Only Mode**

The operation in transmit-only mode is the same as that in full duplex mode, except that data is not transferred from the serial I/O1 register to the serial I/O automatic transfer RAM.



Fig. 17 Serial I/O1 register in fullduplex mode

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### If Internal Clock is Selected

If internal clock is selected, the P5<sub>3</sub>/ $\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$  pin can be used as the  $\overline{S_{RDY1}}$  pin by setting the SC1<sub>4</sub> bit to "1". If internal clock is selected, the P5<sub>3</sub> pin can be used as the synchronization clock output pin  $S_{CLK12}$  by setting the SIOAC<sub>3</sub> bit to "1". In this case, the  $S_{CLK11}$  pin is at high impedance.

Select the function of the P5<sub>3</sub>/ $\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$  and P5<sub>2</sub>/ $S_{CLK11}$  pins by setting bit 3 (SC1<sub>3</sub>), bit 4 (SC1<sub>4</sub>), and bit 6 (SC1<sub>6</sub>) of the serial I/O1 control register (address 0019<sub>16</sub>) and bit 3 (SIOAC<sub>3</sub>) of the serial I/O automatic transfer control register (address 001A<sub>16</sub>). (Refer to Table 2.)

If using the  $S_{CLK11}$  and  $S_{CLK12}$  pins for switching, set the  $P5_3/\overline{S_{RDY1}}/\overline{CS}/S_{CLK12}$  pin to  $P5_3$  by setting the  $SC1_4$  bit to "0", and set the  $P5_3$  direction register to input mode.

Make sure that the SIOAC<sub>3</sub> bit is switched after automatic transfer is completed, while the transfer clock is still "H".

### Table 2. SCLK11 and SCLK12 selection

SC16	SC14	SC3 <sub>3</sub>	SIOAC <sub>3</sub>	P52/SCLK11	P53/SCLK12
			0	S <sub>CLK11</sub>	P53
1	0 <sub>.</sub>	1	1	High	
				impedanse	S <sub>CLK12</sub>

Note. SC13 : Serial I/O1 port selection bit

 $\label{eq:scalar} \begin{array}{l} SC1_6 \end{tabular}: Synchronization clock selection bit\\ SIOAC_3 \end{tabular}: Synchronization clock output pin selection bit \end{array}$ 



Fig. 18 Timing during serial I/O automatic transfer (Internal clock selected, S<sub>RDY</sub> used)





SC1<sub>4</sub>: S<sub>RDY1</sub> output selection bit

### If External Clock is Selected

If an external clock is selected, the internal clock and the transfer interval set by the serial I/O automatic transfer interval register are invalid, but the serial I/O output pin  $S_{OUT}$  and the internal transfer clock can be controlled from the outside by setting the  $\overline{S_{RDY1}}$  and  $\overline{CS}$  (input) pins.

When the  $\overline{CS}$  input is "L", the  $S_{OUT}$  pin and the internal transfer clock are enabled. When the  $\overline{CS}$  input is "H", the  $S_{OUT}$  pin is at high impedance and the internal transfer clock is at "H".

Select the function of the  $P5_3/S_{RDY1}/CS/S_{CLK12}$  pin by setting bit 4 (SC1<sub>4</sub>) and bit 6 (SC1<sub>6</sub>) of the serial I/O1 control register (address 0019<sub>16</sub>) and bit 0 (SIOAC<sub>0</sub>) of the serial I/O automatic transfer control register (address 001A<sub>16</sub>).

Make sure that the  $\overline{CS}$  pin switches from "L" to "H" or from "H" to "L" while the transfer clock (S<sub>CLK</sub> input) is "H" after one byte of data has been transferred.

If external clock is selected, make sure that the external clock goes "L" after at least 9 cycles of the internal system clock  $\phi$  after the start bit is set. Leave at least 11 cycles of the system clock  $\phi$  free for the transfer interval after one byte of data has been transferred.

If  $\overline{CS}$  input is not being used, note that the S<sub>OUT</sub> pin will not go high impedance, even after transfer is completed.

If  $\overline{CS}$  input is not being used, or if  $\overline{CS}$  is "L", control the external clock because the data in the serial I/O register will continue to shift while the external clock is input, even after the completion of automatic transfer. (Note that the automatic transfer interrupt request bit is set and bit 1 of the automatic transfer register is cleared at the point at which the specified number of bytes of data have been transferred.)

### Table 3. P5<sub>3</sub>/S<sub>RDY1</sub>/CS selection

SC16	SC1₄	SIOAC	P53/SRDY1/CS
	0	×	P53
0	,	0	SRDYI
	1	1	CS

Note.  $SC1_4$ :  $S_{RDY1}$  output selection bit  $SC1_6$ : Synchronization clock selection bit  $SIOAC_0$ : Automatic transfer control bit





### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

The 3817 group has a PWM function with a 14-bit resolution. When the oscillation frequency  $X_{IN}$  is 4MHz, the minimum resolution bit width is 500ns and the cycle period is  $8192\mu$ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the  $X_{IN}$  clock.

The explanation in the rest of this data sheet assumes  $f(X_{IN}) = 4MHz$ .



Fig. 21 PWM block diagram

### Data Set-up

The PWM output pin also functions as port  $P6_0$ . Set port  $P6_0$  to be the PWM output pin by setting bit 0 of the PWM mode register (address  $002B_{16}$ ). The high-order eight bits of output data are set in the high-order PWM register PWMH (address  $002C_{16}$ ) and the low-order six bits are set in the low-order PWM register PWML (address  $002D_{16}$ ).

### Transfer From Register to Latch

Data written to the PWML register is transferred to the PWM latch once in each PWM period (every  $8192\mu$ s), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every  $128\mu$ s). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

 
 Table 4.
 Relationship between lower 6 bits of data and period set by the ADD bit

Lower 6 Bits of Data(PWML)	Sub-periods tm Lengthened (m =0 to 63)
00000 <sup>LSB</sup>	None
000001	m=32
000010	m=16,48
000100	m= 8, 24, 40, 56
001000	m = 4, 12, 20, 28, 36, 44, 52, 60
010000	m = 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m=1, 3, 5, 7,, 57, 59, 61, 63

### **PWM** Operation

The timing of the 14-bit PWM function is shown in Fig. 24. The 14-bit PWM data is divided into the low-order six bits and the high-order eight bits in the PWM latch.

The high-order eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is  $256 \times \tau$  ( $128 \mu$ s) long. The signal is "H" for a length equal to N times  $\tau$ , where  $\tau$  is the minimum resolution (500ns).

The contents of the low-order six bits of data enable the lengthening of the high signal by  $\tau$  (500ns). As shown in Fig. 21, the six bits of PWML determine which subcycles are lengthened.

As shown in Fig. 24, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the high-order eight bits of the 14-bit data are  $03_{16}$  and the low-order six bits are  $05_{16}$ , the length of the "H"-level output in sub-periods  $t_8$ ,  $t_{24}$ ,  $t_{32}$ ,  $t_{40}$ , and  $t_{56}$  is  $4\tau$ , and its length  $3\tau$  in all other sub-periods.



Fig. 22 PWM timing

### MITSUBISHI MICROCOMPUTERS

# 3817 Group

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER







Fig. 24 14-bit PWM timing

www.DataSheet4U.com

# A-D CONVERTER

The functional blocks of the A-D converter are described below.

## A-D Conversion Register (AD) 003116

The A-D conversion register is a read-only register that stores the result of an A-D conversion. This register should not be read during an A-D conversion.

# A-D Control Register (ADCON) 003016

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion.

## **Comparison Voltage Generator**

The comparison voltage generator divides the voltage between  $AV_{SS}$  and  $V_{\text{REF}}$  by 256, and outputs the divided voltages.

### **Channel Selector**

The channel selector selects one of the input ports  $\text{P7}_{7}/\text{AN}_{7}$  to  $\text{P7}_{0}/\text{AN}_{0}$ 

### **Comparator and Control Circuit**

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1". Note that the comparator is constructed linked to a capacitor, so set f ( $X_{IN}$ ) to at least 500kHz during A-D conversion.







Fig. 26 A-D converter block diagram

www.DataSheet4U.com

# MITSUBISHI MICROCOMPUTERS 3817 Group

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## FLD CONTROLLER

The 3817 group has fluorescent display (FLD) drive and control circuits.

The FLD controller consists of the following components:

- · 24 pins for segments
- 16 pins for digits
- FLDC mode register
- · FLD data pointer
- FLD data pointer reload register
- · Port P0 segment/digit switching register

- Port P1 digit/port switching register
- Port P8 segment/port switching register
- · Key-scan blanking register
- 48-byte FLD automatic display RAM

Eight to twenty-four pins can be used as segment pins and four to sixteen pins can be used as digit pins.

Note that only 32 pins (maximum) can be used as segment and digit pins.

In the FLD automatic display mode ports  $P1_0$  to  $P1_3$  function as digit pins  $DIG_8$  to  $DIG_{11}$  automatically.



# FLDC Mode Register (FLDM) 003616

Key-scan Blanking Register (KSCN) 003516

The FLDC mode register (address  $0036_{16}$ ) is a seven bit control register which is used to control the FLD automatic display.

The key-scan blanking register (address  $0035_{16}$ ) is a two bit register which sets the blanking period T<sub>scan</sub> between the last digit and the first digit of the next cycle.



Fig. 28 Structure of FLDC mode register (FLDM)





## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **FLD Automatic Display Pins**

The FLD automatic display function of Ports P0, P1, P3, and P8 is selected by setting the automatic display control bit of

the FLDC mode register (address  $0036_{16}$ ) to "1". When using the FLD automatic display mode, set the number of segments and digits for each port.

### Table 5. Pins in FLD automatic display mode

Port Name	Automatic Display Pins	Setting Method
P8 <sub>0</sub> -P8 <sub>7</sub>	SEG <sub>0</sub> -SEG <sub>7</sub> or P8 <sub>0</sub> -P8 <sub>7</sub>	The individual bits of the Port P8 segment/port switching register (address $0034_{16}$ ) can be used to set each pln to either segment ("1") or normal port input ("0"). (Note)
P30-P37	SEG8-SEG15	None (segment only)
P0 <sub>0</sub> -P0 <sub>7</sub>	SEG <sub>16</sub> -SEG <sub>23</sub> or DIG <sub>0</sub> -DIG <sub>7</sub>	The individual bits of the Port P0 segment/digit switching register (address 0032 <sub>16</sub> ) can be used to set each pin to segment ("1") or digit ("0"). (Note)
P10-P13	DIG8-DIG11	None (digit only, use all bits always.)
P14-P17	DIG <sub>12</sub> -DIG <sub>15</sub> or P1₄-P1 <sub>7</sub>	The individual bits of the Port P1 digit/port switching register (address 0033 <sub>16</sub> ) can be used to set each pin to digit ("1") or normal port output ("0"). (Note)

Note. Always set digits in sequence.

	×				
Number of segments Number of digits	16	8	16	24	16
Port P8 (has Port P8 segment/ port switching register)	$ \begin{array}{c ccccc} 4 \\ 0 & P8_0 \\ 0 & P8_1 \\ 0 & P8_2 \\ 0 & P8_3 \\ 0 & P8_4 \\ 0 & P8_5 \\ 0 & P8_6 \\ 0 & P8_7 \\ \end{array} $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	10 0 P8 <sub>0</sub> 0 P8 <sub>1</sub> 0 P8 <sub>2</sub> 0 P8 <sub>3</sub> 1 SEG <sub>4</sub> 1 SEG <sub>6</sub> 1 SEG <sub>7</sub>	8 1 SEG <sub>0</sub> 1 SEG <sub>1</sub> 1 SEG <sub>2</sub> 1 SEG <sub>3</sub> 1 SEG <sub>4</sub> 1 SEG <sub>6</sub> 1 SEG <sub>7</sub>	$\begin{array}{c ccccc} 16 \\ 1 & SEG_0 \\ 1 & SEG_1 \\ 1 & SEG_2 \\ 1 & SEG_2 \\ 1 & SEG_3 \\ 1 & SEG_4 \\ 1 & SEG_6 \\ 1 & SEG_6 \\ 1 & SEG_7 \\ \end{array}$
Port P3 (segment only)	SEG <sub>8</sub> SEG <sub>9</sub> SEG <sub>10</sub> SEG <sub>11</sub> SEG <sub>12</sub> SEG <sub>13</sub> SEG <sub>14</sub> SEG <sub>16</sub>	SEG <sub>8</sub> SEG <sub>10</sub> SEG <sub>11</sub> SEG <sub>12</sub> SEG <sub>13</sub> SEG <sub>14</sub> SEG <sub>15</sub>	SEG <sub>8</sub> SEG <sub>10</sub> SEG <sub>11</sub> SEG <sub>12</sub> SEG <sub>13</sub> SEG <sub>14</sub> SEG <sub>15</sub>	SEG <sub>8</sub> SEG <sub>9</sub> SEG <sub>10</sub> SEG <sub>11</sub> SEG <sub>12</sub> SEG <sub>13</sub> SEG <sub>14</sub> SEG <sub>15</sub>	SEG <sub>8</sub> SEG <sub>10</sub> SEG <sub>11</sub> SEG <sub>12</sub> SEG <sub>13</sub> SEG <sub>14</sub> SEG <sub>15</sub>
Port P0 (has Port P0 segment/ digit switching register)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1         SEG <sub>16</sub> 1         SEG <sub>17</sub> 1         SEG <sub>19</sub> 1         SEG <sub>20</sub> 1         SEG <sub>22</sub> 1         SEG <sub>23</sub>	$\begin{array}{c c} 0 & DIG_0 \rightarrow G16 \\ 0 & DIG_1 \rightarrow G15 \\ 0 & DIG_2 \rightarrow G14 \\ 0 & DIG_3 \rightarrow G13 \\ 0 & DIG_4 \rightarrow G12 \\ 0 & DIG_5 \rightarrow G11 \\ 0 & DIG_6 \rightarrow G10 \\ 0 & DIG_7 \rightarrow G9 \\ \end{array}$
Port P1 (has Port P1 digit/port switching register)	$\begin{array}{c} DIG_{6} \rightarrow G4\\ DIG_{9} \rightarrow G3\\ DIG_{10} \rightarrow G2\\ DIG_{11} \rightarrow G1\\ 0 PI_{4}\\ 0 PI_{5}\\ 0 PI_{6}\\ 0 PI_{7}\end{array}$	$\begin{array}{c} DIG_8 \rightarrow G4 \\ DIG_9 \rightarrow G3 \\ DIG_{10} \rightarrow G2 \\ DIG_{11} \rightarrow G1 \\ 0 \ P1_4 \\ 0 \ P1_5 \\ 0 \ P1_6 \\ 0 \ P1_7 \end{array}$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c} DIG_8 \rightarrow G8\\ DIG_9 \rightarrow G7\\ DIG_{10} \rightarrow G6\\ DIG_{11} \rightarrow G5\\ \hline 1 DIG_{12} \rightarrow G4\\ 1 DIG_{13} \rightarrow G3\\ \hline 1 DIG_{14} \rightarrow G2\\ \hline 1 DIG_{14} \rightarrow G1\\ \hline \end{array}$	$\begin{array}{c} DIG_{\theta} \rightarrow G8\\ DIG_{\theta} \rightarrow G7\\ DIG_{10} \rightarrow G6\\ DIG_{11} \rightarrow G5\\ \hline 1  DIG_{12} \rightarrow G4\\ \hline 1  DIG_{13} \rightarrow G3\\ \hline 1  DIG_{15} \rightarrow G3\\ \hline 1  DIG_{15} \rightarrow G1\\ \hline 1  DIG_{15} \rightarrow G1\\ \hline \end{array}$

#### ia 20 Seament/diait setting example

### **FLD Automatic Display RAM**

The FLD automatic display RAM area is the 48 bytes from address  $0040_{16}$  to  $006F_{16}$ . The FLD automatic display RAM area can be used to store 3-byte data items for a maximum of 16 digits. Addresses  $0040_{16}$  to  $004F_{16}$  are used for P8 segment data, addresses  $0050_{16}$  to  $005F_{16}$  are used for P3 segment data, and addresses  $0060_{16}$  to  $006F_{16}$  are used for P0 segment data.

### FLD Data Pointer and FLD Data Pointer Reload Register

The FLD data pointer indicates the data address in the FLD automatic display RAM to be transferred to a segment, and the FLD data pointer reload register indicates the address of the first digit of segment P0.

Both the FLD data pointer and the FLD data pointer reload register are allocated to address  $0037_{16}$  and are 6-bits

wide. Data written to this address is written to the FLD data pointer reload register, data read from this address is read from the FLD data pointer.

The actual memory address is the value of the data pointer plus  $40_{16}$ .

The contents of the FLD data pointer indicate the first address of segment P0 (the content of the FLD data pointer reload register) at the start of automatic display. The content of the FLD data pointer changes repeatedly as follows: when transferring the segment P0 data to the segment, the content decreases by -16; when transferring the segment P3 data to the segment, it decreases by -16; when transferring the segment P3 data to the segment, it decreases by -16; when transferring the segment P3 data to the segment, it decreases by -16; when transferring the segment P8 data to the segment, it increases by +31. After it reaches " $00_{16}$ ", the value in the FLD data pointer reload register is transferred to the FLD data pointer. In this way, three bytes of data for the P0, P3, and P8 segments of one digit are transferred.

Bit	7	6	5	4	3	2	1	0		
004016	SEG <sub>7</sub>	SEG <sub>6</sub>	SEG <sub>5</sub>	SEG₄	SEG <sub>3</sub>	SEG <sub>2</sub>	SEG,	SEG <sub>0</sub>	-  ← -	Final digit
0041 <sub>16</sub>	SEG7	SEG <sub>6</sub>	SEG <sub>5</sub>	SEG4	SEG <sub>3</sub>	SEG <sub>2</sub>	SEG <sub>1</sub>	SEG <sub>0</sub>		segment P8)
					,					Segment P8 data area
004E <sub>16</sub>	SEG <sub>7</sub>	SEG <sub>6</sub>	SEG₅	SEG₄	SEG <sub>3</sub>	SEG <sub>2</sub>	SEG <sub>1</sub>	SEGo	4	
004F <sub>16</sub>	SEG <sub>7</sub>	SEG <sub>6</sub>	SEG <sub>5</sub>	SEG₄	SEG <sub>3</sub>	SEG <sub>2</sub>	SEG <sub>1</sub>	SEG <sub>0</sub>		Final digit
0050 <sub>16</sub>	SEG <sub>15</sub>	SEG <sub>14</sub>	SEG <sub>13</sub>	SEG <sub>12</sub>	SEG <sub>11</sub>	SEG <sub>10</sub>	SEG <sub>9</sub>	SEG8	_ <b> </b> -	- (final data of
0051 <sub>16</sub>	SEG <sub>15</sub>	SEG <sub>14</sub>	SEG <sub>13</sub>	SEG <sub>12</sub>	SEG11	SEG <sub>10</sub>	SEG <sub>9</sub>	SEG <sub>8</sub>		segment P3)
		1	1		1	1	1	1		Segment P3 data area
005E16	SEG <sub>15</sub>	SEG <sub>14</sub>	SEG <sub>13</sub>	SEG <sub>12</sub>	SEG <sub>11</sub>	SEG <sub>10</sub>	SEG <sub>9</sub>	SEGa		
005F <sub>16</sub>	SEG <sub>15</sub>	SEG <sub>14</sub>	SEG <sub>13</sub>	SEG <sub>12</sub>	SEG <sub>11</sub>	SEG <sub>10</sub>	SEG <sub>9</sub>	SEG <sub>8</sub>		Final digit
006016	SEG <sub>23</sub>	SEG <sub>22</sub>	SEG <sub>21</sub>	SEG <sub>20</sub>	SEG <sub>19</sub>	SEG <sub>18</sub>	SEG <sub>17</sub>	SEG <sub>16</sub>	⁻ki-	- (final data of
0061 <sub>16</sub>	SEG <sub>23</sub>	SEG <sub>22</sub>	SEG <sub>21</sub>	SEG <sub>20</sub>	SEG <sub>19</sub>	SEG <sub>18</sub>	SEG <sub>17</sub>	SEG <sub>16</sub>		segment P0)
			1			1	1	1		Segment P0 data area
006E <sub>16</sub>	SEG <sub>23</sub>	SEG <sub>22</sub>	SEG <sub>21</sub>	SEG <sub>20</sub>	SEG <sub>19</sub>	SEG <sub>18</sub>	SEG <sub>17</sub>	SEG <sub>16</sub>	11	
006F <sub>16</sub>	SEG <sub>23</sub>	SEG <sub>22</sub>	SEG <sub>21</sub>	SEG <sub>20</sub>	SEG <sub>19</sub>	SEG <sub>1B</sub>	SEG <sub>17</sub>	SEG <sub>16</sub>	71	

Fig. 31 FLD automatic display RAM and bit allocation

# MITSUBISHI MICROCOMPUTERS 3817 Group

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## Data Setup

When data is stored in the FLD automatic display RAM, the end of segment P8 data is stored at address  $0040_{16}$ , the end of segment P3 data is stored at address  $0050_{16}$ , and the end of segment P0 data is stored at address  $0060_{16}$ . The head of each of the segment P8, P3, and P0 data is stored at an address that is the number of digits—1 away from the corresponding address  $0040_{16}$ ,  $0050_{16}$ ,  $0060_{16}$ . Set the value (the number of digits -1) to the low-order four bits of the FLD data pointer reload register. "1" is always written to bit 5, and "0" is always written to bit 4. Note that "0" is always read from bit 5 or 4 during a read.



### **Timing Setting**

The digit timing (T<sub>disp</sub>) and digit/segment turn-off timing (T<sub>off</sub>) can be set by the FLDC mode register (address 0036<sub>16</sub>). The scan timing (T<sub>scan</sub>) can be set by the keyscan blanking register (address 0035<sub>16</sub>).

Note that flickering will occur if the repetition frequency (1/  $(T_{disp} \times number of digits + T_{scan})$ ) is an integral multiple of the digit timing  $T_{disp}$ .

### FLD Start

To perform FLD automatic display, you have to use the following registers.

- · Port P0 segment/digit switching register
- · Port P1 digit/port switching register
- Port P8 segment/port switching register
- Key-scan blanking register
- FLD data pointer
- FLDC mode register

Automatic display mode is activated by writing "1" to bit 0

of the FLDC mode register (address 0036<sub>16</sub>), and the automatic display is started by writing "1" to bit 1.

During automatic display bit 1 always keeps "1", automatic display can be interrupted by writing "0" to bit 1.

If key-scan is to be performed by segment during the key-scan blanking period  $T_{scan}$ ,

- 1. Write "0" to bit 0 (automatic display control bit) of FLDC mode register (address 0036<sub>16</sub>).
- Set the port corresponding to the segment to the normal port.
- After the key-scan is performed, write "1" (automatic display mode) to bit 0 of FLDC mode register (address 0036<sub>16</sub>).

Note on performance of key-scan in the above 1 to 3 order.

- 1. Do not write "0" to bit 1 of FLDC mode register (address 0036<sub>16</sub>).
- 2. Do not write "1" to the port corresponding to the digit.



# MITSUBISHI MICROCOMPUTERS 3817 Group

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## **RESET CIRCUIT**

After a reset, the microcomputer will start in high-speed operation start mode or low-speed operation start mode depending on a mask-programmable option.

### **High-Speed Operation Start Mode**

In high-speed operation start mode, to reset the microcomputer occurs, the RESET pin is held at an "L" level for  $2\mu$ s or more. Then is returned to an "H" level (the power source voltage should be between 4.0V and 5.5V), reset is released. Both the X<sub>IN</sub> and the X<sub>CIN</sub> clocks begin oscillating. In order to give the X<sub>IN</sub> clock time to stabilize, internal operation begins until after 13 X<sub>IN</sub> clock cycles are completed. After the reset is completed, the program starts from the address contained in address FFFD<sub>16</sub> (high-order byte) and address FFFC<sub>16</sub> (low-order byte).



#### Fig. 34 Poweron reset circuit example

#### Low-Speed Operation Start Mode

In low-speed operation start mode, to reset the microcomputer occurs, the RESET pin is held at a "L" level for  $2\mu$ s or more. Then is returned to an "H" level (the power source voltage should be between 2.8V and 5.5V). The X<sub>IN</sub> clock does not begin oscillating. In order to give the X<sub>CIN</sub> time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the X<sub>CIN</sub>/16 are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD<sub>16</sub> (high-order byte) and address FFFC<sub>1e</sub> (low-order byte).

If the  $X_{CIN}$  clock is stable, reset will complete after approximately 250ms (assuming f( $X_{CIN}$ )=32.768kHz).

Immediately after a poweron, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used.

### Note on Use

Make sure that the reset input voltage is less than 0.8V in high-speed operation start mode, or less than 0.5V in low-speed operation start mode.
		Address	Register contents			Address	F
(1)	Port P0 register	(0000 <sub>16</sub> )[	0016	(26)	Timer 12 mode register	(002816)	-
(2)	Port P1 register	(0002 <sub>16</sub> )	0018	(27)	Timer 34 mode register	(002916)	
(3)	Port P2 register	(0004 <sub>16</sub> )	0016	(28)	Timer 56 mode register	(002A <sub>16</sub> )	
(4)	Port P2 direction register	(0005 <sub>16</sub> )	0016	(29)	PWM control register	(002B <sub>16</sub> )	
(5)	Port P3 register	(0006 <sub>16</sub> )	0016	(30)	A-D control register	(003016)	Ē
(6)	Port P4 register	(0008 <sub>16</sub> )	0016	(31)	Port P0 segment/digit	(003216)	Ē
(7)	Port P4 direction register	(000916)	0016	Ĩ	switching register		-
8)	Port P5 register	(000A <sub>16</sub> )	0016	(32)	Port P1 digit/port switching register	(0033 <sub>16</sub> )	۰ſ
9)	Port P5 direction register	(000B <sub>16</sub> )	0016	(33)	Port P8 segment/port	(0034 <sub>18</sub> )	ŀ
(10)	Port P6 register	(000C <sub>16</sub> )	0016	1	switching register		L
(11)	Port P6 direction register	(000D <sub>16</sub> )	0016	(34)	Key-scan blanking register	(0035 <sub>16</sub> )	·ſ
(12)	Port P7 register	(000E <sub>16</sub> )	0016	(35)	FLDC mode register	(003616)	ŗ
(13)	Port P7 direction register	(000F <sub>16</sub> )	0016	(36)	High-breakdown-voltage port	(003816)	ן. 
(14)	Port P8 register	(001016)	0016	Í	control register		L
(15)	Port P8 direction register	(0011 <sub>16</sub> )	0016	(37)	Interrupt edge selection register	(003A <sub>16</sub> )	.[
(16)	Serial I/O1 control register	(001916)	0016	(38)	CPU mode register	(003B <sub>16</sub> )	].
(17)	Serial I/O automatic transfer	r (00,1A <sub>16</sub> )…	0016	(39)	Interrupt request register 1		1
	control register			(40)	Interrupt request register 2		
(18)	Serial I/O automatic transfer	r (001C <sub>16</sub> )	0016	(41)	Interrupt control register 1	(003E <sub>16</sub> )	ł
	interval register	L		 (42)	Interrupt control register 2	(003F <sub>16</sub> )	ľ
(19)	Serial I/O2 control register	(001D <sub>16</sub> )	0016	(43)	Processor status register	(PS)	ſ
(20)	Timer 1 register	(002016)	FF <sub>16</sub>	(44)	Program counter	(PC <sub>H</sub> )	1
(21)	Timer 2 register	(0021 <sub>16</sub> )	01 <sub>16</sub>	ī .	-	(PC <sub>L</sub> )	ļ
(22)	Timer 3 register	(002216)	FF <sub>16</sub>	Ī			ι
(23)	Timer 4 register	(002316)	FF <sub>16</sub>	Ĭ			
(24	Timer 5 register	(002416)	FF <sub>16</sub>	Ĩ			
(25	Timer 6 register	(0025 <sub>16</sub> )	FF <sub>16</sub>	ī			

Fig. 35 Internal status at reset

,

#### www.DataSheet4U.com

# 3817 Group

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER









www.DataSheet4U.com

## **CLOCK GENERATING CIRCUIT**

To supply a clock signal externally, input to the X<sub>IN</sub> (X<sub>CIN</sub>) pin and make the X<sub>OUT</sub> (X<sub>COUT</sub>) pin open. If the X<sub>CIN</sub> clock is not used, connect the X<sub>CIN</sub> pin to V<sub>SS</sub>, and leave the X<sub>COUT</sub> pin open.

Either high-speed operation start mode or low-speed operation start mode can be selected by using a mask option.

### High-Speed Operation Start Mode

After reset has completed, the internal clock  $\phi$  is half the frequency of X<sub>IN</sub>. Immediately after poweron, both the X<sub>IN</sub> and X<sub>CIN</sub> clock start oscillating. To set the internal clock  $\phi$  to low-speed operation mode, set bit 7 of the CPU mode register (address 003B<sub>16</sub>) to "1".

### Low-Speed Operation Start Mode

After reset has completed, the internal clock  $\phi$  is half the frequency of X<sub>CIN</sub>. Immediately after poweron, only the X<sub>CIN</sub> clock starts oscillating. To set the internal clock  $\phi$  to high-speed operation mode, first set bit 6 (CM<sub>6</sub>) of the CPU mode register (address 003B<sub>16</sub>) to "0", the set bit 7 (CM<sub>7</sub>) to "0". Note that the program must allow time for oscillation to stabilize.

# Oscillation Control

## Stop Mode

If the STP instruction is executed, the internal clock  $\phi$  stops at an "H" level. Timer 1 is set to "FF<sub>16</sub>" and timer 2 is set to "01<sub>16</sub>".

Either  $X_{IN}$  or  $X_{CIN}$  divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing a STP instruction. Oscillator restarts at reset or when an external interrupt is received, but the internal clock  $\phi$  is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

#### Wait Mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

#### Low-Speed Mode

If the internal clock is generated from the sub-clock  $(X_{CIN})$ , a low power consumption operation can be entered by stopping only the main clock  $X_{IN}$ . To stop the main clock, set bit 6  $(CM_6)$  of the CPU mode register  $(003B_{16})$  to "1". When the main clock  $X_{IN}$  is restarted, the program must allow enough time to for oscillation to stabilize.

Note that in low-power-consumption mode the  $X_{CIN}-X_{COUT}$  drivability can be reduced, allowing even lower power con-

sumption (20 $\mu$ A with f(X<sub>CIN</sub>)= 32kHz). To reduce the X<sub>CIN</sub>-X<sub>COUT</sub> drivability, clear bit 5 (CM<sub>5</sub>) of the CPU mode register (003B<sub>16</sub>) to "0". At reset or when a STP instruction is executed, this bit is set to "1" and strong drivability is selected to help the oscillation to start.



Fig. 38 Ceramic resonator circuit



Fig. 39 External clock input circuit

# 3817 Group

www.DataSheet4U.com

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



www.DataSheet4U.com

### www.DataSheet4U.com

## **3817 Group**

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



Fig. 41 State transitions of system clock

### NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (1) which is "1". After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

#### Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before executing a BBC or BBS instruction.

#### **Decimal Calculations**

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred. Initialize the carry flag before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

#### Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

#### Multiplication and Division Instructions

The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

#### Ports

The contents of the port direction registers cannot be read. The following cannot be used :

- the data transfer instruction (LDA, etc.)
- the operation instruction when the index X mode flag (T) is "1"
- the addressing mode which uses the value of a direction register as an index.
- the bit-test instruction (BBC or BBS, etc.) to a direction register
- the read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers. Do not write "1" to bit 0 of the port P4 direction register (address 0009<sub>16</sub>)

#### Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

#### Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock  $\phi$  is half of the X<sub>IN</sub> or X<sub>CIN</sub> frequency.

#### At the STP Instruction Release

At the STP instruction release, all bits of the timer 12 mode register are cleared.

The  $X_{COUT}$  drivability selection bit (the CPU mode register) is set to "1" (high drive) in order to start oscillating.

### A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that  $f(X_{IN})$  is 500kHz or more during an A-D conversion.

Do not execute the STP or WIT instruction during A-D conversion.

## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

If required, specify the following option on the Mask Confirmation Form:

· Operation start mode switching option

## ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Package	Name of Programming Adapter
80P6N-A	PCA4738F-80A
80D0	PCA4738L-80A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 42 is recommended to verify programming.



Fig. 42 Programming and testing of One Time PROM version

# 3817 Group

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7.0	V
V <sub>EE</sub>	Pull-down power source voltage		$V_{cc}$ -40 to $V_{cc}$ +0.3	V
vı	Input voltage P20-P27, P41-P47, P50-P57, P60-P65, P70-P72		-0.3 to V <sub>cc</sub> +0.3	v
V <sub>I</sub>	Input voltage P40		-0.3 to V <sub>cc</sub> +0.3	v
Vi	Input voltage P80-P87	All voltages are based on V <sub>SS</sub> .	$V_{cc}$ -40 to $V_{cc}$ +0.3	v
V,	Input voltage RESET, XIN	Output transistors are cut off.	-0.3 to V <sub>cc</sub> +0.3	v
VI	Input voltage X <sub>CIN</sub>		$\begin{array}{c} -0.3 \text{ to } 7.0 \\ V_{cc} -40 \text{ to } V_{cc} +0.3 \\ \hline -0.3 \text{ to } V_{cc} +0.3 \\ \hline -0.3 \text{ to } V_{cc} +0.3 \\ \hline V_{cc} -40 \text{ to } V_{cc} +0.3 \end{array}$	v
vo	Output voltage P00-P07, P10-P17, P30-P37, P80-P87		$V_{cc}$ -40 to $V_{cc}$ +0.3	v
Vo	Output voltage P24-P27, P41-P47, P56-P57, P66-P65, P70-P77, XOUT, XCOUT		-0.3 to V <sub>cc</sub> +0.3	v
Pd	Power dissipation	T <sub>a</sub> == 25℃	600	mW
Topr	Operating temperature		-10 to 85	ĉ
Tstg	Storage temperature		-40 to 125	r

## **RECOMMENDED OPERATING CONDITIONS** (V<sub>cc</sub> = 4.0 to 5.5V, T<sub>a</sub> = -10 to 85°C, unless otherwise noted)

Symbol		Parameter		Limits		1.1-18
Symbol		raiameter	Min.	Тур.	Max.	Unit
Vcc	Power source voltage	High-speed operation mode	4.0	5.0	5.5	.,
VCC	Low-speed operation mode	Low-speed operation mode	2.8	5.0	5.5	V.
Vss	Power source voltage			0		v
VEE	Pull-down power sour	rce voltage	V <sub>cc</sub> -38		Vcc	v
VREF	Reference input volta	ge (when A-D converter is used)	2		Vcc	V
AV <sub>SS</sub>	Analog power source	voltage		0		v
VIA	Analog input voltage	AN <sub>0</sub> -AN <sub>7</sub>	0		Vcc	v
VIH	"H" input voltage P20	-P27	0.4V <sub>CC</sub>		Vcc	v
VIH	"H" input voltage P40		0.75V <sub>CC</sub>		Vcc	v
VIH	"H" input voltage P41	-P47, P50-P57, P60-P65,	0.751			
<b>₩</b> 1H	P70	-P7 <sub>7</sub>	0.75V <sub>CC</sub>		Vcc	V
VIH	"H" input voltage P80-	-P8 <sub>7</sub>	0.8V <sub>cc</sub>		Vcc	V
VIH	"H" input voltage RES	SET	0.8V <sub>CC</sub>		Vcc	v
ViH	"H" input voltage X <sub>IN</sub> ,	X <sub>CIN</sub>	0.8V <sub>cc</sub>		Vcc	v
VIL	"L" input voltage P20-	P27	0		0.16V <sub>CC</sub>	v
V <sub>IL</sub>	"L" input voltage P40		0		0.25V <sub>CC</sub>	v
VIL	"L" input voltage P41-	P47, P50-P57, P60-P65,	0		0.051	
VIL	P70-	P77	0		0.25V <sub>CC</sub>	v
VIL	"L" input voltage P80-	P87	0		0.2V <sub>CC</sub>	V
VIL	"L" input voltage RES	ET	0		0.2V <sub>cc</sub>	V
V <sub>FL</sub>	"L" input voltage XIN,	X <sub>CIN</sub>	0		0.2V <sub>CC</sub>	v

.

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## RECOMMENDED OPERATING CONDITIONS (V<sub>cc</sub>=4.0 to 5.5V, T<sub>a</sub>=-10 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits		Unit
		Min.	Тур.	Max.	Quit
Σl <sub>on(peak)</sub>	"H" total peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , (Note 1) P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub>			240	mA
Σl <sub>on(peak)</sub>	"H" total peak output current P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> , (Note 1) P7 <sub>0</sub> -P7 <sub>7</sub>			-60	mA
Σl <sub>oL(peak)</sub>	"L" total peak output current P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , (Note 1) P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>			100	mA
$\Sigma I_{OL}(peak)$	"L" total peak output current P60 (Note 1)			3.0	mA
Σl <sub>oн(avg)</sub>	"H" total average output current P0 <sub>0</sub> -P07, P1 <sub>0</sub> -P17, (Note 1) P2 <sub>0</sub> -P27, P3 <sub>0</sub> -P37, P8 <sub>0</sub> -P87			-120	mA
Σl <sub>OH</sub> ( <b>avg</b> )	"H" total average output current P41-P47, P60-P65, (Note 1) P70-P77			-30	mA
Σl <sub>oL(<b>avg</b>)</sub>	"L" total average output current P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , (Note 1) P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>	-		50	mA
$\Sigma I_{OL}(avg)$	"L" total average output current P60 (Note 1)	<u>.</u>		1.5	mA
I <sub>он(<b>peak</b>)</sub>	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , (Note 2) P8 <sub>0</sub> -P8 <sub>7</sub>			-40	mA
loн(peak)	"H" peak output current P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> , (Note 2) P7 <sub>0</sub> -P7 <sub>7</sub>			-10	mA
loL(peak)	"L" peak output current P20-P27, P61-P65, P70-P77 (Note 2)			10	mA
IOL(peak)	"L" peak output current P41-P47, P50-P57 (Note 2)			10	mA
l <sub>oL</sub> (peak)	"L" peak output current P6 <sub>0</sub> (Note 2)			3.0	mA
I <sub>OH</sub> (avg)	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , (Note 3) P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub>				mA
I <sub>OH</sub> (avg)	"H" average output current P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , (Note 3) P6 <sub>0</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>			-5.0	mA
IoL(avg)	"L" average output current P2 <sub>0</sub> -P2 <sub>7</sub> , P6 <sub>1</sub> -P6 <sub>5</sub> , (Note`3) P7 <sub>0</sub> -P7 <sub>7</sub>			5.0	mA
I <sub>OL</sub> (avg)	"L" average output current P41-P47, P50-P57 (Note 3)			5.0	mA
IOL(avg)	"L" average output current P60 (Note 3)			1.5	mA
f(CNTR <sub>0</sub> ) f(CNTR <sub>1</sub> )	Clock input frequency for timers 2 and 4 (duty cycle 50%)			250	kHz
f(X <sub>IN</sub> )	Main clock input oscillation frequency (Note 4)			6.3	MHz
f(X <sub>CIN</sub> )	Sub-clock input oscillation frequency (Note 4, 5)		32, 768	50	kHz

Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.

2. The peak output current is the peak current flowing in each port.

3. The average output current in an average value measured over 100ms.

4. When the oscillation frequency has a duty cycle of 50%.

5. When using the microcomputer in low-speed operation mode, make sure that the sub-clock input frequency  $f(X_{CIN})$  is less than  $f(X_{IN})/3$ .

## **ELECTRICAL CHARACTERISTICS** ( $V_{cc} = 4.0 \text{ to } 5.5 \text{V}, T_8 = -10 \text{ to } 85 \text{°C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>он</sub>	"H" output voltage P00-P07, P10-P17, P30-P37, P80-P87	I <sub>OH</sub> =-18mA	V <sub>cc</sub> -2.0			v
V <sub>он</sub>	"H" output voltage P20-P27, P41-P47, P60-P65, P70-P77	I <sub>OH</sub> =-10mA	V <sub>cc</sub> -2.0			V
Vol	"L" output voltage P20-P27, P41-P47, P50-P57, P61-P65, P70-P77	I <sub>ol</sub> =10mA			2.0	v
Vol	"L" output voltage P6 <sub>0</sub>	I <sub>OL</sub> =1.5mA			0.5	v
V <sub>7+</sub> V <sub>7-</sub>	Hysteresis INT <sub>0</sub> -INT <sub>4</sub> , S <sub>IN1</sub> , S <sub>IN2</sub> , S <sub>CLK1</sub> , S <sub>CLK2</sub> , CNTR <sub>0</sub> , CNTR <sub>1</sub>	When using a non-port function		0. 4		v
$v_{\tau+} - v_{\tau-}$	Hysteresis RESET, X <sub>IN</sub>	RESET : V <sub>CC</sub> =2.8V to 5.5V		0.5		v
$v_{\tau+} - v_{\tau-}$	Hysteresis X <sub>CIN</sub>			0.5		V
I <sub>IH</sub>	"H" input current P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>	V <sub>I</sub> =V <sub>CC</sub>			5.0	μA
Ън	"H" input current P40	V <sub>I</sub> =V <sub>CC</sub>			5.0	μA
l <sub>IH</sub>	"H" input current P80-P87 (Note 1)	VI=VCC			5.0	μA
l <sub>iH</sub>	"H" input current RESET, X <sub>CIN</sub>	V <sub>I</sub> =V <sub>CC</sub>			5.0	μA
I <sub>IH</sub>	"H" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>CC</sub>		4		μA
l <sub>IL</sub>	"L" input current P2 <sub>0</sub> -P2 <sub>7</sub> , P4 <sub>1</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>5</sub> , P7 <sub>0</sub> -P7 <sub>7</sub>	V <sub>i</sub> =V <sub>SS</sub>			-5.0	μA
l <sub>iL</sub>	"L" input current P40	Vi=VSS			-5.0	μA
l <sub>IL</sub>	"L" input current P80-P87 (Note 1)	Vi=Vss			-5.0	μA
կլ	"L" Input current RESET, X <sub>CIN</sub>	VI=VSS			-5.0	μA
հլ	"L" input current X <sub>IN</sub>	V <sub>I</sub> =V <sub>SS</sub>		-4		μA
ILOAD	Output load current P00-P07, P10-P17, P30-P37	$V_{EE} = V_{CC} - 36V,$ $V_{OL} = V_{CC},$ Output transistors "off"	150	500	900	μA
I <sub>LEAK</sub>	Output leakage current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub>	$V_{EE}=V_{CC}-38V,$ $V_{OL}=V_{CC}-38V,$ Output transistors "off" (Except for reset)			-10	μA
VRAM	RAM hold voltage	When clock is stopped	2,0		5.5	v

Note 1. Except when reading ports P8.

# **ELECTRICAL** CHARACTERISTICS ( $V_{cc} = 4.0 \text{ to } 5.5 \text{V}, T_{B} = -10 \text{ to } 85 \text{°C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		61-14
			Min.	Тур.	Max.	Unit
		<ul> <li>High-speed mode</li> </ul>				
		f(X <sub>IN</sub> )=6.3MHz			<u>Мах.</u> 15 200 40	
		$f(X_{GIN})=32kHz$		7.5		mA
		Output transistors "off"				
		A-D converter operating		,		
		High-speed mode				
		f(X <sub>IN</sub> )=6.3MHz (in WIT state)				
		f(X <sub>CIN</sub> )=32kHz		1.5		mA
		Output transistors "off"				
		A-D converter stopped				
		Low-speed mode				
Icc	Power source current	$f(X_{IN}) = stopped, f(X_{CIN}) = 32kHz$				mA μA
•00		Low-power dissipation mode set		60	200	
		(CM5=0)				
		Output transistors "off"				
		<ul> <li>Low-speed mode</li> </ul>				
		$f(X_{IN}) = stopped$				
		f(X <sub>CIN</sub> )=32kHz (in WIT state)				
		Low-power dissipation mode set		20	40	μA
		(CM5=0)				
		Output transistors "off"				
		All oscillation stopped Ta=25°C		0.1	1.0	
		(in STP state)			1.0	μA
		Output transistors "off" Ta=85℃	1		10	

# A-D CONVERTER CHARACTERISTICS

(V<sub>CC</sub>=4.0 to 5.5V, V<sub>SS</sub>=0V, T<sub>a</sub>=-10 to 85°C, high-speed operation mode, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
			Min.	Тур.	Max.	Unit
	Resolution				8	Bits
_	Absolute accuracy (excluding quantization error)	$V_{CC} = V_{REF} = 5.12V$		±1	±2.5	LSB
TCONV	Conversion time		49		50	t <sub>C</sub> (φ)
IVREF	Reference input current	V <sub>REF</sub> =5V	50	150	200	μA
I <sub>IA</sub>	Analog port input current			0.5	5.0	μA
RLADDER	Ladder resistor			35		kΩ

# 3817 Group

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### TIMING REQUIREMENTS ( $V_{cc} = 4.0$ to 5.5V, $V_{ss} = 0V$ , $T_a = -10$ to 85°C, unless otherwise noted)

Q		Task and distant	l l	Limits		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
tw(RESET)	Reset Input "L" pulse width		2			μs
t <sub>C(XIN)</sub>	Main clock input cycle time (X <sub>IN</sub> input)	·	158			ns
twh(XIN)	Main clock input "H" pulse width		40			ns
	Main clock input "L" pulse width		40			ns
t <sub>C(XCIN</sub> )	Sub-clock input cycle time (X <sub>CIN</sub> Input)		20			μs
twn(xcin)	Sub-clock input "H" pulse width		5.0			μs
twL(XGIN)	Sub-clock input "L" pulse width		5.0			μs
C(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time		4.0			μs
twh(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> , input "H" pulse width		1.6			μs
twl(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> , input "L" pulse width		1.6			μs
twh(INT)	INT <sub>0</sub> -INT <sub>4</sub> input "H" pulse width		80			រាទ
	INT <sub>0</sub> -INT <sub>4</sub> input "L" pulse width		80			ns
tc(SCLK)	Serial I/O clock input cycle time		1.0			μs
twH(SCLK)	Serial I/O clock input clock "H" pulse width		400			ns
twL(SCLK)	Serial I/O clock input clock "L" pulse width		400			ns
tsu(s <sub>CLK</sub> -S <sub>IN</sub> )	Serial I/O input setup time		200			ns
th(s <sub>CLK</sub> -s <sub>IN</sub> )	Serial I/O input hold time		200		· .	ns

### **SWITCHING CHARACTERISTICS** ( $V_{cc} = 4.0 \text{ to } 5.5 \text{V}$ , $V_{ss} = 0 \text{V}$ , $T_{B} = -10 \text{ to } 85 \text{°C}$ , unless otherwise noted)

Sumbol	Parameter	Test seeditions		Limits		11-14
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
twh(sclk)	Serial I/O clock output "H" pulse width	$C_L=100pF, R_L=1k\Omega$	t <sub>с(s<sub>CLK</sub>) /2—160</sub>			ns
twL(SCLK)	Serial I/O clock output "L" pulse width	$C_L = 100 pF, R_L = 1 k \Omega$	<sup>t</sup> c(s <sub>ськ</sub> ) /2—160			ns
td(SCLK-SOUT)	Serial I/O output delay time				0.2t <sub>c</sub>	ns
tv(sclk-Sout)	Serial I/O output hold time		0			ns
tf(SCLK)	Serial I/O clock output failing time	$C_L = 100 pF, R_L = 1 k \Omega$			40	ns
tr(Pch-strg)	P-channel high-breakdown voltage output rising time (Note 1)	$C_L=100pF, V_{EE}=V_{CC}-36V$		55		ns
<sup>t</sup> r <sup>(P</sup> ch-weak)	P-channel high-breakdown voltage output rising time (Note 2)	C <sub>L</sub> =100pF, V <sub>EE</sub> =V <sub>CC</sub> -36V		1.8		μs

Note 1. When bit 0 of the high-breakdown voltage port control register (address 003816) is at "0".

2. When bit 0 of the high-breakdown voltage port control register (address 003816) is at "1".

### www.DataSheet4U.com

# 3817 Group

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



# 3817 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

