## Am2918

Quad D Register with Standard and Three-State Outputs

### DISTINCTIVE CHARACTERISTICS

- · Advanced Schottky technology
- Four D-type flip-flops
- Four standard totem-pole outputs

- · Four three-state outputs
- 75 MHz clock frequency

### GENERAL DESCRIPTION


New Schottky circuits such as the Am2918 register provide the design engineer with additional flexibility in system configuration — especially with regard to bus structure, organization and speed. The Am2918 is a quadruple D-type register with four standard totem-pole outputs and four three-state bus-type outputs. The 16-pin device also features a buffered common clock (CP) and a buffered common output control (OE) for the Y outputs. Information meeting the set-up and hold requirements on the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock.

The same data as on the Q outputs is enabled at the three-state Y outputs when the "output control" (OE) input is

LOW. When the OE input is HIGH, the Y outputs are in the high-impedance state.

The Am2918 register can be used in bipolar microprocessor designs as an address register, status register, instruction register or for various data or microword register applications. Because of the unique design of the three-state output, the device features very short propagation delay from the clock to the Q or Y outputs. Thus, system performance and architectural design can be improved by using the Am2918 register. Other applications of Am2918 register can be found in microprogrammed display systems, communication systems and most general or special purpose digital signal processing equipment.

### **BLOCK DIAGRAM**




### **RELATED PRODUCTS**

Part No.	Description
Am29LS18	Low Power Version
Am2919	Quad Register


พพพ.DataSheet4U.com<sub>4B</sub>

## CONNECTION DIAGRAM Top View




CD004250

L-20-1




Note: Pin 1 is marked for orientation

### LOGIC SYMBOL




Quad D Register

### METALLIZATION AND PAD LAYOUT



### **ORDERING INFORMATION**

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations				
Am2918	PC DC, DCB, DM, DMB FM, FMB LC, LCB, LM, LMB XC, XM			

### Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

www.DataSheet4U.com

# ataSheet4U.com

### PIN DESCRIPTION

Pin No.	Name	1/0	Description
	Di	ı	The four data inputs to the register.
	Qi	0	The four data outputs of the register with standard totem-pole active pull-up outputs. Data is passed non-inverted.
	Yi	0	The four three-state data outputs of the register. When the three-state outputs are enabled, data is passed non-inverted. A HIGH on the "output control" input forces the $Y_i$ outputs to the high-impedance state.
9	СР		CP Clock. The buffered common clock for the register. Enters data on the LOW-to-HIGH transition.
7	OE .		OE Output Control. When the OE input is HIGH, the Y <sub>i</sub> outputs are in the high-impedance state. When the OE input is LOW, the TRUE register data is present at the Y <sub>i</sub> outputs.

### TRUTH TABLE

	INPUTS		OUT	PUTS	
ÖE	CLOCK CP	D	Q	Y	NOTES
Н	Ŀ	Х	NC NC	Z	-
н	н	X	NC	Z Z Z	-
н	t	L	L	Z	_
Н	t	Н	Н	Z	-
L	l t	L	L	L	-
L	t	Н	Н	н	
L	_	-	L	L	1
L	-	_	Н	н	1

L = LOW

NC = No change

H = HIGH

t = LOW to HIGH transition


X = Don't care

Z = High impedance

Note: 1. When  $\overline{OE}$  is LOW, the Y output will be in the same logic state as the Q output.



### **APPLICATIONS**



Am2901A
BIPOLAR
MICROPROCESSOR

DATA
OUT

Am2918
D ATA
OUT

Am2918
D ATA-OUT
Am2918
D ATA-OUT
REGISTER

Am28510
BUS
TRANSCEIVER


AM28510
BUS
TRANSCEIVER

AM28510
BUS
TRANSCEIVER


AM26510
BUS
TRANSCEIVER

The Am2918 as a 4-Bit status register

The Am2918 used as data-in, data-out and address registers.



The Am2918 can be connected for bi-directional interface between two buses. The device on the left stores data from the A-bus and drives the A-bus. The device on the right stores data from the B-bus and drives the A-bus. The output control is used to place either or both drivers in the high-impedance state. The contents of each register are available for continuous usage at the N and M ports of the device.



8-Bit serial to parallel converter with three-state output (W) and direct access to the register word (X).

## ataShee ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
(Ambient) Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
(Pin 16 to Pin 8) Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V <sub>CC</sub> max
DC Input Voltage0.5V to +5.5V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### **OPERATING RANGES**

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	
Operating ranges define those limits over ality of the device is guaranteed.	r which the function-

### DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)				Min	Typ (Note 1)	Max	Units
					MIL	2.5	3.4		
		V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	QI	<sub>DH</sub> = -1mA	COM'L	2.7	3.4		Volts
VOH	Output HIGH Voltage			XM, I <sub>OH</sub> = -2mA		2.4	3.4		10.13
			Y	XC, IOH =	-6.5mA	2.4	3.4		1
VOL	Output LOW Voltage (Note 6)	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 20mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>						0.5	Volts
ViH	input HIGH Level	Guaranteed input logical HIGH voltage for all inputs				2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs						0.8	Volts
VI	Input Clamp Voltage	V <sub>CC</sub> = MIN, 1 <sub>IN</sub> = -18mA						-1.2	Volts
I <sub>IL</sub> (Note 3)	Input LOW Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.5V						-2.0	mA
I <sub>IH</sub> (Note 3)	Input HiGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7V						50	μΑ
lj	Input HIGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5V						1.0	mA
	Y Output Off-State	V MAY		$V_0 = 2.4V$				50	μА
lo	Leakage Current	$V_{CC} = MAX$ $V_{O} = 0.4V$					-50		
Isc	Output Short Circuit Current (Note 4)	V <sub>CC</sub> = MAX			-40		-100	mA	
lcc	Power Supply Current	V <sub>CC</sub> = MAX (Note	5)				80	130	mA

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C ambient and maximum loading.

2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.


3. Actual input currents = Unit Load Current x Input Load Factor (see Loading Rules).

4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

5. I<sub>CC</sub> is measured with all inputs at 4.5V and all outputs open.

6. Measured on Q outputs with Y outputs open. Measured on Y outputs with Q outputs open.

## www.DataSheet4U.coscHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



IC000410

Note: Actual current flow direction shown.

### SWITCHING CHARACTERISTICS (T<sub>A</sub> = $+25^{\circ}$ C, V<sub>CC</sub> = 5.0V, R<sub>L</sub> = $280\Omega$ )

Parameters	Description		Test Conditions	Min	<b>Typ</b> 6.0	<b>Max</b> 9.0	Units ns
t <sub>PLH</sub>							
tphL	Clock to Q Output				8.5	13	110
THE		HIGH		7.0			ns
t <sub>pw</sub>	Clock Pulse Width	LOW		9.0			
ts	Data		C <sub>L</sub> = 15 pF	5.0			ns
t <sub>h</sub>	Data			3.0			ns
tern	Clock to Y Output				6.0	9.0	ns
t <sub>PHL</sub>	(OE LOW)				8.5	13	
tzh			0 15 5		12.5	19	
tzl	Output Control to Output		C <sub>L</sub> = 15 pF		12	18	ns
			C <sub>L</sub> = 5.0 pF		4.0	6.0	
HZ					7.0	10.5	
1 <sub>LZ</sub>	Maximum Clock Frequence	v	C <sub>L</sub> = 15 pF	75	100		МН