

8-Channel DAC with PLL, 192 kHz, 24 Bits

AD1934

FEATURES

PLL generated or direct master clock
Low EMI design

108 dB DAC dynamic range and SNR

-94 dB THD + N

Single 3.3 V supply

Tolerance for 5 V logic inputs

Supports 24 bits and 8 kHz to 192 kHz sample rates

Single-ended DAC output

Log volume control with autoramp function

SPI® controllable for flexibility

Software-controllable clickless mute

Software power-down

Right-justified, left-justified, I²S and TDM modes

Master and slave modes up to 16-channel in/out

48-lead LQFP

APPLICATIONS

Automotive audio systems Home theater systems Set-top boxes Digital audio effects processors

GENERAL DESCRIPTION

The AD1934 is a high performance, single-chip that provides eight digital-to-analog converters (DACs) with single-ended output using the Analog Devices, Inc. patented multibit sigmadelta (Σ - Δ) architecture. An SPI port is included, allowing a microcontroller to adjust volume and many other parameters. The AD1934 operates from 3.3 V digital and analog supplies. The AD1934 is available in a 48-lead (single-ended output) LQFP. Other members of this family include a differential DAC output and $\rm I^2C^*$ control port version.

The AD1934 is designed for low EMI. This consideration is apparent in both the system and circuit design architectures. By using the on-board PLL to derive the master clock from the LR clock or from an external crystal, the AD1934 eliminates the need for a separate high frequency master clock and can also be used with a suppressed bit clock. The digital-to-analog converters are designed using the latest ADI continuous time architectures to further minimize EMI. By using 3.3 V supplies, power consumption is minimized, further reducing emissions.

FUNCTIONAL BLOCK DIAGRAM




TABLE OF CONTENTS

Features 1
Applications1
General Description1
Functional Block Diagram
Revision History 2
Specifications
Test Conditions
Analog Performance Specifications
Crystal Oscillator Specifications
Digital Input/Output Specifications4
Power Supply Specifications
Digital Filters6
Timing Specifications
Absolute Maximum Ratings 8
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions9
Typical Performance Characteristics
Theory of Operation12

	Digital-to-Analog Converters (DACs)	12
	Clock Signals	12
	Reset and Power-Down	12
	Serial Control Port	13
	Power Supply and Voltage Reference	14
	Serial Data Ports—Data Format	14
	Time-Division Multiplexed (TDM) Modes	14
	Daisy-Chain Mode	16
С	ontrol Registers	20
	Definitions	20
	PLL and Clock Control Registers	20
	DAC Control Registers	21
	Auxiliary TDM Port Control Registers	23
	Additional Modes	23
A	pplication Circuits	25
О	outline Dimensions	26
	Ordering Guide	26

REVISION HISTORY

6/07—Revision 0: Initial Version

SPECIFICATIONS

TEST CONDITIONS

Performance of all channels is identical, exclusive of the interchannel gain mismatch and interchannel phase deviation specifications.

Supply Voltages (AVDD, DVDD) 3.3 V

Temperature Range 1 As specified in Table 1 and Table 2 Master Clock 12.288 MHz (48 kHz fs, 256 × fs mode)

Input Sample Rate 48 kHz

Measurement Bandwidth 20 Hz to 20 kHz

Word Width 24 bits Load Capacitance (Digital Output) 20 pF

Load Current (Digital Output) ± 1 mA or 1.5 k Ω to ½ DVDD supply

Input Voltage HI 2.0 V Input Voltage LO 0.8 V

ANALOG PERFORMANCE SPECIFICATIONS

Specifications guaranteed at 25°C (ambient).

Table 1.

Parameter	Conditions/Comments	Min	Тур	Max	Unit
DIGITAL-TO-ANALOG CONVERTERS					
Dynamic Range	20 Hz to 20 kHz, -60 dB input				
No Filter (RMS)		98	104		dB
With A-Weighted Filter (RMS)		100	106		dB
With A-Weighted Filter (Average)			108		dB
Total Harmonic Distortion + Noise	0 dBFS				
Single-Ended Version	Two channels running		-92		dB
	Eight channels running		-86	-75	dB
Full-Scale Output Voltage			0.88 (2.48)		V rms (V p-p)
Gain Error		-10		+10	%
Interchannel Gain Mismatch		-0.2		+0.2	dB
Offset Error		-16	-4	+16	mV
Gain Drift		-30		+30	ppm/°C
Interchannel Isolation			100		dB
Interchannel Phase Deviation			0		Degrees
Volume Control Step			0.375		dB
Volume Control Range			95		dB
De-emphasis Gain Error				±0.6	dB
Output Resistance at Each Pin			100		Ω
REFERENCE					
Internal Reference Voltage	FILTR pin		1.50		V
External Reference Voltage	FILTR pin	1.32	1.50	1.68	V
Common-Mode Reference Output	CM pin		1.50		V

 $^{^{1}}$ Functionally guaranteed at -40° C to $+125^{\circ}$ C case temperature.

Specifications measured at 130°C (case).

Table 2.

Parameter	Conditions/Comments	Min	Тур	Max	Unit
DIGITAL-TO-ANALOG CONVERTERS					
Dynamic Range	20 Hz to 20 kHz, –60 dB input				
No Filter (RMS)		98	104		dB
With A-Weighted Filter (RMS)		100	106		dB
With A-Weighted Filter (Average)			108		dB
Total Harmonic Distortion + Noise	0 dBFS				
Single-Ended Version	Two channels running		-92		dB
	Eight channels running		-86	-70	dB
Full-Scale Output Voltage			0.8775 (2.482)		V rms (V p-p)
Gain Error		-10		+10	%
Interchannel Gain Mismatch		-0.2		+0.2	dB
Offset Error		-16	-4	+16	mV
Gain Drift		-30		+30	ppm/°C
REFERENCE					
Internal Reference Voltage	FILTR pin		1.50		V
External Reference Voltage	FILTR pin	1.32	1.50	1.68	V
Common-Mode Reference Output	CM pin		1.50		V

CRYSTAL OSCILLATOR SPECIFICATIONS

Table 3.

Parameter	Min	Тур	Max	Unit
Transconductance		3.5		Mmhos

DIGITAL INPUT/OUTPUT SPECIFICATIONS

-40°C < T_A < +130°C, DVDD = 3.3 V \pm 10%.

Table 4.

Parameter	Conditions/Comments	Min	Тур	Max	Unit
Input Voltage HI (V _{IH})		2.0			V
Input Voltage HI (V⊪)	MCLKI pin	2.2			V
Input Voltage LO (V _{IL})				8.0	V
Input Leakage	$I_{IH} @ V_{IH} = 2.4 V$			10	μΑ
	$I_{IL} @ V_{IL} = 0.8 V$			10	μΑ
High Level Output Voltage (V _{OH})	I _{OH} = 1 mA	DVDD - 0.60			V
Low Level Output Voltage (Vol)	I _{OL} = 1 mA			0.4	V
Input Capacitance				5	pF

POWER SUPPLY SPECIFICATIONS

Table 5.

Parameter	Conditions/Comments	Min	Тур	Max	Unit
SUPPLIES					
Voltage					
	DVDD	3.0	3.3	3.6	V
	AVDD	3.0	3.3	3.6	V
Digital Current	$MCLK = 256 f_S$				
Normal Operation	$f_S = 48 \text{ kHz}$		56		mA
	$f_S = 96 \text{ kHz}$		65		mA
	f _s = 192 kHz		95		mA
Power-Down	$f_S = 48 \text{ kHz to } 192 \text{ kHz}$		2.0		mA
Analog Current					
Normal Operation			74		mA
Power-Down			23		mA
DISSIPATION					
Operation	MCLK = 256 fs, 48 kHz				
All Supplies			429		mW
Digital Supply			185		mW
Analog Supply			244		mW
Power-Down, All Supplies			83		mW
POWER SUPPLY REJECTION RATIO					
Signal at Analog Supply Pins	1 kHz, 200 mV p-p		50		dB
	20 kHz, 200 mV p-p		50		dB

DIGITAL FILTERS

Table 6.

Parameter	Mode	Factor	Min	Тур	Max	Unit
DAC INTERPOLATION FILTER						
Pass Band	48 kHz mode, typ @ 48 kHz	0.4535 fs		22		kHz
	96 kHz mode, typ @ 96 kHz	0.3646 fs	35			kHz
	192 kHz mode, typ @ 192 kHz	0.3646 fs		70		kHz
Pass-Band Ripple	48 kHz mode, typ @ 48 kHz				±0.01	dB
	96 kHz mode, typ @ 96 kHz				±0.05	dB
	192 kHz mode, typ @ 192 kHz				±0.1	dB
Transition Band	48 kHz mode, typ @ 48 kHz	0.5 f _s		24		kHz
	96 kHz mode, typ @ 96 kHz	0.5 fs		48		kHz
	192 kHz mode, typ @ 192 kHz	0.5 f _s		96		kHz
Stop Band	48 kHz mode, typ @ 48 kHz	0.5465 fs		26		kHz
	96 kHz mode, typ @ 96 kHz	0.6354 f _s		61		kHz
	192 kHz mode, typ @ 192 kHz	0.6354 fs		122		kHz
Stop-Band Attenuation	48 kHz mode, typ @ 48 kHz		70			dB
	96 kHz mode, typ @ 96 kHz		70			dB
	192 kHz mode, typ @ 192 kHz		70			dB
Group Delay	48 kHz mode, typ @ 48 kHz	25/fs		521		μs
	96 kHz mode, typ @ 96 kHz	11/f _s		115		μs
	192 kHz mode, typ @ 192 kHz	8/f _s		42		μs

TIMING SPECIFICATIONS

 -40° C < T_A < $+130^{\circ}$ C, DVDD = 3.3 V ± 10%.

Table 7.

Parameter	Condition	Comments	Min	Max	Unit
INPUT MASTER CLOCK (MCLK) AND RESET					
t _{MH}	MCLK duty cycle	DAC clock source = PLL clock @ 256 f _s , 384 f _s , 512 f _s , 768 f _s	40	60	%
tмн		DAC clock source = direct MCLK @ 512 fs (bypass on-chip PLL)	40	60	%
f _{MCLK}	MCLK frequency	PLL mode, 256 f₅ reference	6.9	13.8	MHz
fmclk		Direct 512 f₅ mode		27.6	MHz
t _{PDR}	RST low		15		ns
t _{PDRR}	RST recovery	Reset to active output	4096		t _{MCLK}
PLL					
Lock Time	MCLK and LRCLK input			10	ms
256 f _s VCO Clock, Output Duty Cycle MCLKO Pin			40	60	%
SPI PORT		See Figure 9			
t ccH	CCLK high		35		ns
t ccl	CCLK low		35		ns
fcclk	CCLK frequency	fcclk = 1/tccp, only tccp shown in Figure 9		10	MHz
t _{CDS}	CDATA setup	To CCLK rising	10		ns
t cdh	CDATA hold	From CCLK rising	10		ns
t _{CLS}	CLATCH setup	To CCLK rising	10		ns
t clh	CLATCH hold	From CCLK falling	10		ns
t clhigh	CLATCH high	Not shown in Figure 9	10		ns
t coe	COUT enable	From CCLK falling		30	ns
t _{COD}	COUT delay	From CCLK falling		30	ns
tсон	COUT hold	From CCLK falling, not shown in Figure 9	30		ns
t _{сотs}	COUT tri-state	From CCLK falling		30	ns

Rev. 0 | Page 6 of 28

Parameter	Condition	Comments	Min	Max	Unit
DAC SERIAL PORT		See Figure 16			
t _{DBH}	DBCLK high	Slave mode	10		ns
t dbl	DBCLK low	Slave mode	10		ns
t _{DLS}	DLRCLK setup				ns
t _{DLH}	DLRCLK hold	, , , , , , , , , , , , , , , , , , ,			ns
t _{DLS}	DLRCLK skew	From DBCLK falling, master mode	-8	+8	ns
t _{DDS}	DSDATA setup	To DBCLK rising	10		ns
t _{DDH}	DSDATA hold	From DBCLK rising	5		ns
AUXTDM SERIAL PORT		See Figure 17			
t _{авн}	AUXTDMBCLK high	Slave mode	10		ns
t _{ABL}	AUXTDMBCLK low	Slave mode	10		ns
t _{ALS}	AUXTDMLRCLK setup	To AUXTDMBCLK rising, slave mode	10		ns
t _{ALH}	AUXTDMLRCLK hold	From AUXTDMBCLK rising, slave mode	5		ns
t _{ALS}	AUXTDMLRCLK skew	From AUXTDMBCLK falling, master mode	-8	+8	ns
t _{DDS}	DSDATA setup	To AUXTDMBCLK, not shown in Figure 17	10		ns
t _{DDH}	DSDATA hold	From AUXTDMBCLK rising, not shown in Figure 17	5		ns
AUXILIARY INTERFACE					
t _{DXDD}	AUXDATA delay	From AUXBCLK falling		18	ns
t _{хвн}	AUXBCLK high		10		ns
t _{XBL}	AUXBCLK low		10		ns
t _{DLS}	AUXLRCLK setup	To AUXBCLK rising	10		ns
t _{DLH}	AUXLRCLK hold	From AUXBCLK rising	5		ns

ABSOLUTE MAXIMUM RATINGS

Table 8.

Parameter	Rating
Analog (AVDD)	−0.3 V to +3.6 V
Digital (DVDD)	−0.3 V to +3.6 V
Input Current (Except Supply Pins)	±20 mA
Analog Input Voltage (Signal Pins)	-0.3 V to AVDD + 0.3 V
Digital Input Voltage (Signal Pins)	-0.3 V to DVDD + 0.3 V
Operating Temperature Range (Case)	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} represents thermal resistance, junction-to-ambient; θ_{JC} represents the thermal resistance, junction-to-case. All characteristics are for a 4-layer board.

Table 9. Thermal Resistance

Package Type	θја	θις	Unit
48-Lead LQFP	50.1	17	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 10. Pin Function Description

Pin No.	In/Out	Mnemonic	Description
1	ı	AGND	Analog Ground.
2	1	MCLKI/XI	Master Clock Input/Crystal Oscillator Input.
3	0	MCLKO/XO	Master Clock Output/Crystal Oscillator Output.
4	1	AGND	Analog Ground.
5	1	AVDD	Analog Power Supply. Connect to analog 3.3 V supply.
6	0	OL3	DAC 3 Left Output.
7	0	OR3	DAC 3 Right Output.
8	0	OL4	DAC 4 Left Output.
9	0	OR4	DAC 4 Right Output.
10	1	PD/RST	Power-Down Reset (Active Low).
11	I/O	DSDATA4	DAC Input 4 (Input to DAC 4 L and R)/DAC TDM Data Out 2.
12	1	DGND	Digital Ground.
13	1	DVDD	Digital Power Supply. Connect to digital 3.3 V supply.
14	I/O	DSDATA3	DAC Input 3 (Input to DAC 3 L and R)/DAC TDM Data In 2/Aux DAC 2 Data Output.
15	I/O	DSDATA2	DAC Input 2 (Input to DAC 2 L and R)/DAC TDM Data Out 1.
16	1	DSDATA1	DAC Input 1 (Input to DAC 1 L and R)/DAC TDM Data In 1.
17	I/O	DBCLK	Bit Clock for DACs (Regular Stereo, TDM or Daisy-Chain TDM Mode).
18	I/O	DLRCLK	LR Clock for DACs (Regular Stereo, TDM or Daisy-Chain TDM Mode).
19	0	AUXDATA1	Auxiliary Data Out 1 (to External DAC 1, Auxiliary Mode Only).
20		NC	No Connect.
21	I/O	AUXTDMBCLK	Auxiliary Mode Only DAC TDM Bit Clock.
22	I/O	AUXTDMLRCLK	Auxiliary Mode Only DAC LR TDM Clock.
23	I	CIN/ADR0	Control Data Input (SPI).
24	I/O	COUT/SDA	Control Data Output (SPI).
25	I	DGND	Digital Ground.

Pin No.	In/Out	Mnemonic	Description	
26	1	CCLK/SCL	Control Clock Input (SPI).	
27	1	CLATCH/ADR1	Latch Input for Control Data (SPI).	
28	0	OL1	DAC 1 Left Output.	
29	0	OR1	DAC 1 Right Output.	
30	0	OL2	DAC 2 Left Output.	
31	0	OR2	DAC 2 Right Output.	
32	1	AGND	Analog Ground.	
33	1	AVDD	Analog Power Supply. Connect to analog 3.3 V supply.	
34	1	AGND	Analog Ground.	
35	0	FILTR	Voltage Reference Filter Capacitor Connection. Bypass with 10 μF 100 nF to AGND.	
36	1	AGND	Analog Ground.	
37	1	AVDD	Analog Power Supply. Connect to analog 3.3 V supply.	
38	0	CM	Common-Mode Reference Filter Capacitor Connection. Bypass with 47 μ F 100 nF to AGND.	
39 to 46		NC	Must Be Tied to Common Mode, Pin 38. Alternately, ac-coupled to ground.	
47	0	LF	PLL Loop Filter. Return to AVDD.	
48	1	AVDD	Analog Power Supply. Connect to analog 3.3 V supply.	

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. DAC Pass-Band Filter Response, 48 kHz




Figure 4. DAC Stop-Band Filter Response, 48 kHz




Figure 5. DAC Pass-Band Filter Response, 96 kHz




Figure 6. DAC Stop-Band Filter Response, 96 kHz




Figure 7. DAC Pass-Band Filter Response, 192 kHz




Figure 8. DAC Stop-Band Filter Response, 192 kHz

THEORY OF OPERATION

DIGITAL-TO-ANALOG CONVERTERS (DACs)

The AD1934 DAC channels are arranged as single-ended, four stereo pairs giving eight analog outputs for minimum external components. The DACs include on-board digital reconstruction filters with 70 dB stop-band attenuation and linear phase response, operating at an oversampling ratio of 4 (48 kHz or 96 kHz modes) or 2 (192 kHz mode). Each channel has its own independently programmable attenuator, adjustable in 255 steps in increments of 0.375 dB. Digital inputs are supplied through four serial data input pins (one for each stereo pair) and a common frame (DLRCLK) and bit (DBCLK) clock. Alternatively, one of the TDM modes can be used to access up to 16 channels on a single TDM data line.

Each output pin has a nominal common-mode dc level of $1.5~\rm V$ and swings $\pm 1.27~\rm V$ for a 0 dBFS digital input signal. A single op amp, third-order, external, low-pass filter is recommended to remove high frequency noise present on the output pins. The use of op amps with low slew rate or low bandwidth can cause high frequency noise and tones to fold down into the audio band; therefore, exercise care in selecting these components.

The voltage at CM, the common-mode reference pin, can be used to bias the external op amps that buffer the output signals (see the Power Supply and Voltage Reference section).

CLOCK SIGNALS

The on-chip phase locked loop (PLL) can be selected to reference the input sample rate from either of the LRCLK pins or 256, 384, 512, or 768 times the sample rate, referenced to the 48 kHz mode from the MCLKI pin. The default at power-up is $256 \times f_8$ from MCLKI pin. In 96 kHz mode, the master clock frequency stays at the same absolute frequency; therefore, the actual multiplication rate is divided by 2. In 192 kHz mode, the actual multiplication rate is divided by 4. For example, if a device in the AD1934 family is programmed in $256 \times f_8$ mode, the frequency of the master clock input is 256×48 kHz = 12.288 MHz. If the AD1934 is then switched to 96 kHz operation (by writing to the SPI or I²C port), the frequency of the master clock should remain at 12.288 MHz, which is now $128 \times f_8$. In 192 kHz mode, this becomes $64 \times f_8$.

The internal clock for the DACs varies by mode: $512 \times f_S$ (48 kHz mode), $256 \times f_S$ (96 kHz mode), or $128 \times f_S$ (192 kHz mode). By default, the on-board PLL generates this internal master clock from an external clock. A direct $512 \times f_S$ (referenced to 48 kHz mode) master clock can be used for DACs if selected in PLL and Clock Control 1 Register.

The PLL can be powered down in PLL and Clock Control 0 Register. To ensure reliable locking when changing PLL modes, or if the reference clock is unstable at power-on, power down the PLL and then power it back up when the reference clock has stabilized.

The internal MCLK can be disabled in PLL and Clock Control 0 Register to reduce power dissipation when the AD1934 is idle. The clock should be stable before it is enabled. Unless a standalone mode is selected (see the Serial Control Port section), the clock is disabled by reset and must be enabled by writing to the SPI or I²C port for normal operation.

To maintain the highest performance possible, it is recommended that the clock jitter of the internal master clock signal be limited to less than 300 ps rms time interval error (TIE). Even at these levels, extra noise or tones can appear in the DAC outputs if the jitter spectrum contains large spectral peaks. If the internal PLL is not being used, it is highly recommended that an independent crystal oscillator generate the master clock. In addition, it is especially important that the clock signal not be passed through an FPGA, CPLD, or other large digital chip (such as a DSP) before being applied to the AD1934. In most cases, this induces clock jitter due to the sharing of common power and ground connections with other unrelated digital output signals. When the PLL is used, jitter in the reference clock is attenuated above a certain frequency depending on the loop filter.

RESET AND POWER-DOWN

Reset sets all the control registers to their default settings. To avoid pops, reset does not power down the analog outputs. After reset is deasserted, and the PLL acquires lock condition, an initialization routine runs inside the AD1934. This initialization lasts for approximately 256 MCLKs.

The power-down bits in the PLL and Clock Control 0 and DAC Control 1 registers power down the respective sections. All other register settings are retained. To guarantee proper startup, the reset pin should be pulled low by an external resistor.

SERIAL CONTROL PORT

The AD1934 has an SPI control port that permits programming and reading back of the internal control registers for the DACs and clock system. There is also a standalone mode available for operation without serial control that is configured at reset using the serial control pins. All registers are set to default, except the internal MCLK enable which is set to 1. Standalone mode only supports stereo mode with I²S data format and 256 $f_{\rm S}$ master clock rate. Table 11 shows the SPI control port pins logic state when configured in standalone and SPI software control mode. All four SPI control port pins need to be set to logic low for standalone operation (see Table 11). It is recommended to use a weak pull-up resistor on CLATCH in applications that have a microcontroller. This pull-up resistor ensures that the AD1934 recognizes the presence of a microcontroller.

The SPI control port of the AD1934 is a 4-wire serial control port. The format is similar to the Motorola SPI format except the input data-word is 24 bits wide. The serial bit clock and latch can be completely asynchronous to the sample rate of the DACs. Figure 9 shows the format of the SPI signal. The first byte is a global address with a read/write bit. For the AD1934, the address is 0x04, shifted left 1 bit due to the R/\overline{W} bit. The second byte is the AD1934 register address and the third byte is the data.

Table 11. SPI vs. Standalone Mode Configuration

Codec Control	COUT	CIN	CLATCH	CCLK
SPI	OUT	IN	1 (Pull-Up)	IN
Standalone	0	0	0	0




Figure 9. Format of SPI Signal

POWER SUPPLY AND VOLTAGE REFERENCE

The AD1934 is designed for 3.3 V supplies. Separate power supply pins are provided for the analog and digital sections. These pins should be bypassed with 100 nF ceramic chip capacitors, as close to the pins as possible, to minimize noise pickup. A bulk aluminum electrolytic capacitor of at least 22 μF should also be provided on the same PC board as the codec. For critical applications, improved performance is obtained with separate supplies for the analog and digital sections. If this is not possible, it is recommended that the analog and digital supplies be isolated by means of a ferrite bead in series with each supply. It is important that the analog supply be as clean as possible.

All digital inputs are compatible with TTL and CMOS levels. All outputs are driven from the 3.3 V DVDD supply and are compatible with TTL and 3.3 V CMOS levels.

The DAC internal voltage reference (VREF) is brought out on FILTR and should be bypassed as close as possible to the chip, with a parallel combination of 10 μ F and 100 nF. Any external current drawn should be limited to less than 50 μ A.

The internal reference can be disabled in PLL and Clock Control 1 Register and FILTR can be driven from an external source. This can be used to scale the DAC output to the clipping level of a power amplifier based on its power supply voltage.

The CM pin is the internal common-mode reference. It should be by passed as close as possible to the chip, with a parallel combination of $47~\mu F$ and 100~n F. This voltage can be used to bias external op amps to the common-mode voltage of the input and output signal pins. The output current should be limited to less than 0.5~m A source and 2~m A sink.

SERIAL DATA PORTS—DATA FORMAT

The eight DAC channels use a common serial bit clock (DBCLK) and a common left-right framing clock (DLRCLK) in the serial data port. The clock signals are all synchronous with the sample rate. The normal stereo serial modes are shown in Figure 15.

The DAC serial data modes default to I²S. The ports can also be programmed for left-justified, right-justified, and TDM modes. The word width is 24 bits by default and can be programmed for 16 or 20 bits. The DAC serial formats are programmable according to DAC Control 0 Register. The polarity of the DBCLK and DLRCLK is programmable according to DAC Control 1 Register. The auxiliary TDM port is also provided for applications requiring more than eight DAC channels. In this

mode, the AUXTDMLRCLK and AUXTDMBCLK pins are configured as TDM port clocks. In regular TDM mode, the DLRCLK and DBCLK pins are used as the TDM port clocks. The auxiliary TDM serial port's format and its serial clock polarity is programmable according to the Auxiliary TDM Port Control 0 Register and Control 1 Register. Both DAC and auxiliary TDM serial ports are programmable to become the bus masters according to DAC Control 1 Register and auxiliary TDM Control 1 Register. By default, both auxiliary TDM and DAC serial ports are in the slave mode.

TIME-DIVISION MULTIPLEXED (TDM) MODES

The AD1934 serial ports also have several different TDM serial data modes. The most commonly used configuration is shown in Figure 10. In Figure 10, the eight on-chip DAC data slots are packed into one TDM stream. In this mode, DBCLK is 256 fs.

The I/O pins of the serial ports are defined according to the serial mode selected. For a detailed description of the function of each pin in TDM and AUX Modes, see Table 12.

The AD1934 allows systems with more than eight DAC channels to be easily configured by the use of an auxiliary serial data port. The DAC TDM-AUX mode is shown in Figure 11. In this mode, the AUX channels are the last four slots of the 16-channel TDM data stream. These slots are extracted and output to the AUX serial port. One major difference between the TDM mode and an auxiliary TDM mode is the assignment of the TDM port pins, as shown in Table 12. In auxiliary TDM mode, DBCLK and DLRCLK are assigned as the auxiliary port clocks, and AUXTDMBCLK and AUXTDMLRCLK are assigned as the TDM port clocks. In regular TDM or 16-channel, daisy-chain TDM mode, the DLRCLK and DBCLK pins are set as the TDM port clocks. It should be noted that due to the high AUXTDMBCLK frequency, 16-channel auxiliary TDM mode is available only in the 48 kHz/44.1 kHz/32 kHz sample rate.





Figure 10. DAC TDM (8-Channel I²S Mode

Table 12. Pin Function Changes in TDM and AUX Modes

Pin Name	Stereo Modes	TDM Modes	AUX Modes
AUXDATA1	Not Used (Float)	Not Used (Float)	AUX Data Out 1 (to External DAC 1)
DSDATA1	DAC1 Data In	DAC TDM Data In	TDM Data In
DSDATA2	DAC2 Data In	DAC TDM Data Out	Not Used (Ground)
DSDATA3	DAC3 Data In	DAC TDM Data In 2 (Dual-Line Mode)	Not Used (Ground)
DSDATA4	DAC4 Data In	DAC TDM Data Out 2 (Dual-Line Mode)	AUX Data Out 2 (to External DAC 2)
AUXTDMLRCLK	Not Used (Ground)	Not Used (Ground)	TDM Frame Sync In/Out
AUXTDMBCLK	Not Used (Ground)	Not Used (Ground)	TDM BCLK In/Out
DLRCLK	DAC LRCLK In/Out	DAC TDM Frame Sync In/Out	AUX LRCLK In/Out
DBCLK	DAC BCLK In/Out	DAC TDM BCLK In/Out	AUX BCLK In/Out



DAISY-CHAIN MODE

The AD1934 also allows a daisy-chain configuration to expand the system 16 DACs (see Figure 12). In this mode, the DBCLK frequency is $512~f_{\text{S}}$. The first eight slots of the DAC TDM data stream belong to the first AD1934 in the chain and the last eight slots belong to the second AD1934. The second AD1934 is the device attached to the DSP TDM port.

To accommodate 16 channels at a 96 kHz sample rate, the AD1934 can be configured into a dual-line, DAC TDM mode, as shown in Figure 13. This mode allows a slower DBCLK than normally required by the one-line TDM mode.

Again, the first four channels of each TDM input belong to the first AD1934 in the chain and the last four channels belong to the second AD1934.

The dual-line, DAC TDM mode can also be used to send data at a 192 kHz sample rate into the AD1934, as shown in Figure 14. The I/O pins of the serial ports are defined according to the serial mode selected. See Table 13 for a detailed description of the function of each pin. See Figure 18 for a typical AD1934 configuration with two external stereo DACs. Figure 15 and Figure 16 show the serial mode formats. For maximum flexibility, the polarity of LRCLK and BCLK are programmable. In these figures, all of the clocks are shown with their normal polarity. The default mode is I²S.

www.DataSheet4U.com




Figure 12. Single-Line DAC TDM Daisy-Chain Mode (Applicable to 48 kHz Sample Rate, 16-Channel, Two AD1934 Daisy Chain)




Figure 13. Dual-Line, DAC TDM Mode (Applicable to 96 kHz Sample Rate, 16-Channel, Two AD1934 Daisy Chain); DSDATA3 and DSDATA4 Are the Daisy Chain

Rev. 0 | Page 16 of 28





Figure 14. Dual-Line, DAC TDM Mode (Applicable to 192 kHz Sample Rate, 8-Channel Mode)



NOTES

- 1. DSP MODE DOES NOT IDENTIFY CHANNEL.
- 2. LRCLK NORMALLY OPERATES AT f_S EXCEPT FOR DSP MODE, WHICH IS 2 × f_S . 3. BCLK FREQUENCY IS NORMALLY 64 × LRCLK BUT MAY BE OPERATED IN BURST MODE.

Figure 15. Stereo Serial Modes




Figure 16. DAC Serial Timing




Figure 17. AUXTDM Serial Timing

Table 13. Pin Function Changes in TDM and AUX Modes (Replication of Table 12)

Pin Name	Stereo Modes	TDM Modes	AUX Modes
AUXDATA1	Not Used (Float)	Not Used (Float)	AUX Data Out 1 (to External DAC 1)
DSDATA1	DAC1 Data In	DAC TDM Data In	TDM Data In
DSDATA2	DAC2 Data In	DAC TDM Data Out	Not Used (Ground)
DSDATA3	DAC3 Data In	DAC TDM Data In 2 (Dual-Line Mode)	Not Used (Ground)
DSDATA4	DAC4 Data In	DAC TDM Data Out 2 (Dual-Line Mode)	AUX Data Out 2 (to External DAC 2)
AUXTDMLRCLK	Not Used (Ground)	Not Used (Ground)	TDM Frame Sync In/Out
AUXTDMBCLK	Not Used (Ground)	Not Used (Ground)	TDM BCLK In/Out
DLRCLK	DAC LRCLK In/Out	DAC TDM Frame Sync In/Out	AUX LRCLK In/Out
DBCLK	DAC BCLK In/Out	DAC TDM BCLK In/Out	AUX BCLK In/Out




Figure 18. Example of AUX Mode Connection to SHARC (AD1934 as TDM Master/AUX Master Shown)

CONTROL REGISTERS

DEFINITIONS

The format is the same for I^2C and SPI ports. The global address for the AD1934 is 0x04, shifted left 1 bit due to the R/\overline{W} bit. However, in I^2C , ADR0 and ADR1 are ORed into Bit 17 and Bit 8 to provide multiple chip addressing. All registers are reset to 0, except for the DAC volume registers that are set to full volume.

Note that the first setting in each control register parameter is the default setting.

Table 14. Register Format

	Global Address	R/W	Register Address	Data
Bit	23:17	16	15:8	7:0

Table 15. Register Addresses and Functions

Address	Function
0	PLL and Clock Control 0
1	PLL and Clock Control 1
2	DAC Control 0
3	DAC Control 1
4	DAC Control 2
5	DAC individual channel mutes
6	DAC 1L volume control
7	DAC 1R volume control
8	DAC 2L volume control
9	DAC 2R volume control
10	DAC 3L volume control
11	DAC 3R volume control
12	DAC 4L volume control
13	DAC 4R volume control
14	Reserved
15	Auxiliary TDM Port Control 0
16	Auxiliary TDM Port Control 1

PLL AND CLOCK CONTROL REGISTERS

Table 16. PLL and Clock Control 0

Bit	Value	Function	Description
0	0	Normal operation	PLL power-down
	1	Power-down	
2:1	00	INPUT 256 (×44.1 kHz or 48 kHz)	MCLK pin functionality (PLL active)
	01	INPUT 384 (×44.1 kHz or 48 kHz)	
	10	INPUT 512 (×44.1 kHz or 48 kHz)	
	11	INPUT 768 (×44.1 kHz or 48 kHz)	
4:3	00	XTAL oscillator enabled	MCLKO pin
	01	256 × f _s VCO output	
	10	512 × f _s VCO output	
	11	Off	
6:5	00	MCLK	PLL input
	01	DLRCLK	
	10	AUXTDMLRCLK	
	11	Reserved	
7	0	Disable: DAC idle	Internal MCLK enable
	1	Enable: DAC active	

Table 17. PLL and Clock Control 1

Bit	Value	Function	Description	
0	0	PLL clock	DAC clock source select	
	1	MCLK		
1	0	PLL clock	Clock source select	
	1	MCLK		
2	0	Enabled	On-chip voltage reference	
	1	Disabled		
3	0	Not locked	PLL lock indicator (read-only)	
	1	Locked		
7:4	0000	Reserved		

DAC CONTROL REGISTERS

Table 18. DAC Control 0

Bit	Value	Function	Description
0	0	Normal	Power-down
	1	Power-down	
2:1	00	32 kHz/44.1 kHz/48 kHz	Sample rate
	01	64 kHz/88.2 kHz/96 kHz	
	10	128 kHz/176.4 kHz/192 kHz	
	11	Reserved	
5:3	000	1	SDATA delay (BCLK periods)
	001	0	
	010	8	
	011	12	
	100	16	
	101	Reserved	
	110	Reserved	
	111	Reserved	
7:6	00	Stereo (normal)	Serial format
	01	TDM (daisy chain)	
	10	DAC aux mode (DAC-, TDM-coupled)	
	11	Dual-line TDM	

Table 19. DAC Control 1

Bit	Value	Function	Description
0	0	Latch in midcycle (normal)	BCLK active edge (TDM in)
	1	Latch in at end of cycle (pipeline)	
2:1	00	64 (2 channels)	BCLKs per frame
	01	128 (4 channels)	
	10	256 (8 channels)	
	11	512 (16 channels)	
3	0	Left low	LRCLK polarity
	1	Left high	
4	0	Slave	LRCLK master/slave
	1	Master	
5	0	Slave	BCLK master/slave
	1	Master	
6	0	DBCLK pin	BCLK source
	1	Internally generated	
7	0	Normal	BCLK polarity
	1	Inverted	

Table 20. DAC Control 2

Bit	Value	Function	Description
0	0	Unmute	Master mute
	1	Mute	
2:1	00	Flat	De-emphasis (32 kHz/44.1 kHz/48 kHz mode only)
	01	48 kHz curve	
	10	44.1 kHz curve	
	11	32 kHz curve	
4:3	00	24	Word width
	01	20	
	10	Reserved	
	11	16	
5	0	Noninverted	DAC output polarity
	1	Inverted	
7:6	00	Reserved	

Table 21. DAC Individual Channel Mutes

Bit	Value	Function	Description	
0	0	Unmute	DAC 1 left mute	
	1	Mute		
1	0	Unmute	DAC 1 right mute	
	1	Mute		
2	0	Unmute	DAC 2 left mute	
	1	Mute		
3	0	Unmute	DAC 2 right mute	
	1	Mute		
4	0	Unmute	DAC 3 left mute	
	1	Mute		
5	0	Unmute	DAC 3 right mute	
	1	Mute		
6	0	Unmute	DAC 4 left mute	
	1	Mute		
7	0	Unmute	DAC 4 right mute	
	1	Mute		

Table 22. DAC Volume Controls

Bit	Value	Function	Description
7:0	0	No attenuation	DAC volume control
	1 to 254	−3/8 dB per step	
	255	Full attenuation	

AUXILIARY TDM PORT CONTROL REGISTERS

Table 23. Auxiliary TDM Control 0

Bit	Value	Function	Description
1:0	00	24	Word width
	01	20	
	10	Reserved	
	11	16	
4:2	000	1	SDATA delay (BCLK periods)
	001	0	
	010	8	
	011	12	
	100	16	
	101	Reserved	
	110	Reserved	
	111	Reserved	
6:5	00	Reserved	Serial format
	01	Reserved	
	10	DAC aux mode	
	11	Reserved	
7	0	Latch in midcycle (normal)	BCLK active edge (TDM in)
	1	Latch in at end of cycle (pipeline)	

Table 24. Auxiliary TDM Control 1

Bit	Value	Function	Description
0	0	50/50 (allows 32/24/20/16 BCLK/channel)	LRCLK format
	1	Pulse (32 BCLK/channel)	
1	0	Drive out on falling edge (DEF)	BCLK polarity
	1	Drive out on rising edge	
2	0	Left low	LRCLK polarity
	1	Left high	
3	0	Slave	LRCLK master/slave
	1	Master	
5:4	00	64	BCLKs per frame
	01	128	
	10	256	
	11	512	
6	0	Slave	BCLK master/slave
	1	Master	
7	0	AUXTDMBCLK pin	BCLK source
	1	Internally generated	

ADDITIONAL MODES

The AD1934 offers several additional modes for board level design enhancements. To reduce the EMI in board level design, serial data can be transmitted without an explicit BCLK. See Figure 19 for an example of a DAC TDM data transmission mode that does not require high speed DBCLK. This configuration is applicable when the AD1934 master clock is generated by the PLL with the DLRCLK as the PLL reference frequency.

To relax the requirement for the setup time of the AD1934 in cases of high speed TDM data transmission, the AD1934 can latch in the data using the falling edge of DBCLK. This effectively dedicates the entire BCLK period to the setup time. This mode is useful in cases where the source has a large delay time in the serial data driver. Figure 20 shows this pipeline mode of data transmission.

Both the BLCK-less and pipeline modes are available.




Figure 20. 1²S Pipeline Mode in DAC Serial Data Transmission (Applicable in Stereo and TDM Useful for High Frequency TDM Transmission)

APPLICATION CIRCUITS

Typical applications circuits are shown in Figure 21, Figure 22, and Figure 23. Recommended loop filters for LR clock and master clock as the PLL reference are shown in Figure 21. Output filters for the DAC outputs are shown in Figure 22 and Figure 23 for the noninverting and inverting cases, respectively.




Figure 21. Recommended Loop Filters for LRCLK or MCLK PLL Reference




Figure 22. Typical DAC Output Filter Circuit (Single-Ended, Noninverting)





Figure 23. Typical DAC Output Filter Circuit (Single-Ended, Inverting)

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-026-BBC

Figure 24. 48-Lead Low Profile Quad Flat Package [LQFP] (ST-48) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	_
AD1934YSTZ ¹	-40°C to +105°C	48-Lead LQFP	ST-48	
AD1934YSTZ-RL ¹	-40°C to +105°C	48-Lead LQFP, 13" Reel	ST-48	
EVAL-AD1934EB		Evaluation Board		

¹ Z = Pb-free part.

NOTES

NOTES