

SLUSB67 -AUGUST 2012 www.ti.com

### **Current-Limited, Power-Distribution Switches**

Check for Samples: TPS2530

#### **FEATURES**

- **Single Power Switch**
- Pin for Pin with Existing TI Switch Portfolio™
- Rated Currents of 0.5 A
- ±25% Accurate, Fixed, Constant Current Limit
- Fast Over-Current Response 2 µs
- Operating Range: 2.7 V to 5.5 V
- **Deglitched Fault Reporting**
- **Reverse Current Blocking**
- **Built-in Softstart**
- Ambient Temperature Range: -40°C to 85°C

#### **APPLICATIONS**

- **DisplayPort**
- **USB Ports/Hubs, Laptops, Desktops**
- **Set Top Boxes**
- **Short-Circuit Protection**

#### TYPICAL APPLICATION

#### DESCRIPTION

The TPS2530 power-distribution switch is intended for applications such as DisplayPort or USB Port where heavy capacitive loads and short-circuits are likely to be encountered. It offers 0.5 A fixed currentlimit thresholds.

**TPS2530** 

The TPS2530 limits the output current to a safe level by operating in a constant-current mode when the output load exceeds the current-limit threshold. This provides a predictable fault current under all conditions. The fast overload response time eases the burden on the main supply to provide regulated power when the output is shorted. The power-switch rise and fall times are controlled to minimize current surges during turn-on and turn-off.




Figure 1. Typical Application

#### DEVICE INFORMATION(1)

MAXIMUM OPERATING CURRENT	ENABLE	BASE PART NUMBER	PACKAGED DEVICE	MARKING
0.5	High	TPS2530	SOT23-5 (DBV)	2530

For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see TI website at www.ti.com.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. TI Switch Portfolio is a trademark of Texas Instruments.

SLUSB67 -AUGUST 2012 www.ti.com





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

		VALU	E	UNIT
		MIN	MAX	
Voltage range on IN, OUT, EN, FL	T(2)	-0.3	6	V
Voltage range from IN to OUT		-6	V	
Maximum junction temperature, T <sub>J</sub>		Internally L		
	НВМ	2		kV
Electrostatic Discharge	CDM	500		V
	IEC 6100-4-2, Contact / Air (3)	8	15	kV

- (1) Voltages are with respect to GND unless otherwise noted.
- (2) See the Input and Output Capacitance section.
- (3) V<sub>OUT</sub> was surged on a pcb with input and output bypassing per Figure 1 (except input capacitor was a 22 μF) with no device failures.

#### THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>		LINUTO
	THERMAL METRIC	DBV (5 PINS)	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	224.9	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	95.2	
$\theta_{JB}$	Junction-to-board thermal resistance	51.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	6.6	C/VV
ΨЈВ	Junction-to-board characterization parameter	50.3	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage, IN	2.7		5.5	V
V <sub>EN</sub>	Input voltage, EN	0		5.5	V
$V_{IH}$	High-level input voltage, EN	2			V
$V_{IL}$	Low-level input voltage, EN			0.7	V
I <sub>OUT</sub>	Continuous output current, OUT (TPS2530)			0.5	Α
$T_{J}$	Operating junction temperature	-40		125	°C
IFLT	Sink current into FLT	0		5	mA



# ELECTRICAL CHARACTERISTICS: T<sub>J</sub> = T<sub>A</sub> = 25°C (1)

Unless otherwise noted:  $V_{IN} = 5 \text{ V}$ ,  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 0 \text{ A}$ 

	PARAMETER		TEST CONDITIONS (2)			MAX	UNIT
POWER S	SWITCH	,		П.			
		V 22V	25°C		103	120	
D	land. Odavi and internal	V <sub>IN</sub> = 3.3 V	$-40$ °C $\leq$ (T <sub>J</sub> , T <sub>A</sub> ) $\leq$ 85°C		103	150	0
R <sub>DS(on)</sub>	Input – Output resistence	V 5.V	25°C		97	116	mΩ
		V <sub>IN</sub> = 5 V	$-40^{\circ}\text{C} \le (\text{T}_{\text{J}}, \text{T}_{\text{A}}) \le 85^{\circ}\text{C}$		97	143	
CURREN	T LIMIT		-				-
I <sub>OS</sub> (3)	Current-limit, See Figure 7	V <sub>IN</sub> = 3.3 V o	V <sub>IN</sub> = 3.3 V or 5 V			1.25	Α
SUPPLY (	CURRENT			·			
	Constitution of the state of	V <sub>IN</sub> = 3.3 V o	r 5 V, 25°C		0.01	1	
I <sub>SD</sub>	Supply current, switch disabled	-40°C ≤ (T <sub>J</sub> ,	$-40^{\circ}\text{C} \le (\text{T}_{\text{J}}, \text{T}_{\text{A}}) \le 85^{\circ}\text{C}, \text{V}_{\text{IN}} = 5.5 \text{ V}$			2	μA
		V <sub>IN</sub> = 3.3 V, 2	V <sub>IN</sub> = 3.3 V, 25°C			75	
I <sub>SE</sub>	Supply current, switch enabled	V <sub>IN</sub> = 5 V, 25	V <sub>IN</sub> = 5 V, 25°C			96	μΑ
		-40°C ≤ (T <sub>J</sub> ,	$-40^{\circ}\text{C} \le (\text{T}_{\text{J}}, \text{T}_{\text{A}}) \le 85^{\circ}\text{C}, \text{ V}_{\text{IN}} = 5.5 \text{ V}$			118	
I <sub>REV</sub>	Reverse leakage current	V <sub>OUT</sub> = 5.5 V,	V <sub>OUT</sub> = 5.5 V, V <sub>IN</sub> = 0 V, measure I <sub>VOUT</sub>			1	μA

- (1) Parametrics over a wider operational range are shown in the second ELECTRICAL CHARACTERISTICS table.
- (2) Pulsed testing techniques maintain junction temperature close to ambient temperature.
- (3) See CURRENT LIMIT section for explanation of this parameter.

#### ELECTRICAL CHARACTERISTICS: -40°C ≤ T<sub>J</sub> ≤ 125°C

Unless otherwise noted: 2.7 V  $\leq$  V<sub>IN</sub>  $\leq$  5.5 V, V<sub>EN</sub> = V<sub>IN</sub>, I<sub>OUT</sub> = 0 A, typical values are at 5 V and 25°C.

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
POWER	SWITCH	·				
R <sub>DS(on)</sub>	Input – Output resistance			97	200	mΩ
	E INPUT (EN)		•			
V <sub>IH</sub>	High-level input Voltage		2			٧
V <sub>IL</sub>	Low-level input Voltage				0.7	
	Hysteresis (2)			0.09		
	Leakage current	V <sub>EN</sub> = 0 V or 5.5 V	-1	0	1	μA
t <sub>ON</sub>	Turn on time	$V_{IN}$ = 3.3 V, $C_L$ = 1 μF, $R_L$ = 100 $\Omega$ , EN $\uparrow$ . See Figure 2, Figure 4 and Figure 5				ms
		0.5 A		1.75	2.5	
t <sub>OFF</sub>	Turn off time	$V_{IN}$ = 3.3 V, $C_L$ = 1 μF, $R_L$ = 100 $\Omega$ , EN $\uparrow$ . See Figure 2, Figure 4 and Figure 5				ms
		0.5 A	0.8	1.35	1.9	
	Diag time autnut	$V_{IN}$ = 3.3 V, $C_L$ = 1 $\mu$ F, $R_L$ = 100 $\Omega$ , See Figure 3				200
t <sub>R</sub>	Rise time, output	0.5 A	0.25	0.45	0.65	ms
	Call time autout	$V_{IN}$ = 3.3 V, $C_L$ = 1 $\mu$ F, $R_L$ = 100 $\Omega$ , See Figure 3				200
t <sub>F</sub>	Fall time, output	0.5 A	0.2	0.3	0.4	ms
CURRE	NT LIMIT					
I <sub>OS</sub> (3)	Current-limit, See Figure 7		0.7	1	1.3	Α
t <sub>IOS</sub>	Short-circuit response time (2)	$V_{IN}$ = 5 V (see Figure 6), One-half full load $\rightarrow$ R <sub>SHORT</sub> = 50 m $\Omega$ , Measure from application to when current falls below 120% of final value		2		μs

<sup>(1)</sup> Pulsed testing techniques maintain junction temperature close to ambient temperature.

<sup>(2)</sup> These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purpose of TI's product warranty.

<sup>(3)</sup> See CURRENT LIMIT section for explanation of this parameter.

SLUSB67 -AUGUST 2012 www.ti.com

## ELECTRICAL CHARACTERISTICS: -40°C ≤ T<sub>J</sub> ≤ 125°C (continued)

Unless otherwise noted: 2.7 V  $\leq$  V<sub>IN</sub>  $\leq$  5.5 V, V<sub>EN</sub> = V<sub>IN</sub>, I<sub>OUT</sub> = 0 A, typical values are at 5 V and 25°C.

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT		,			
I <sub>SD</sub>	Supply current, switch disabled			0.01	10	μΑ
I <sub>SE</sub>	Supply current, switch enabled			82	135	μΑ
I <sub>REV</sub>	Reverse leakage current (4)	$V_{OUT} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}, \text{Measure } I_{VOUT}$		0.2		μΑ
UNDEF	RVOLTAGE LOCKOUT					
V <sub>UVLO</sub>	Rising threshold	V <sub>IN</sub> ↑	2.2	2.46	2.6	V
	Hysteresis <sup>(4)</sup>	V <sub>IN</sub> ↓		65		mV
FLT			,			
	Output low voltage, FLT	I <sub>FLT</sub> = 1 mA			0.2	V
	Off-state leakage	V <sub>FLT</sub> = 5.5 V			1	μΑ
t <sub>FLT</sub>	FLT deglitch	FLT assertion and deassertion deglitch	3.5	8	12	ms
THERM	MAL SHUTDOWN					
_	B: : : : : : : : : : : : : : : : : : :	In current limit	135			^^
$T_{J}$	Rising threshold	Not in current limit	155			°C
	Hysteresis (4)			20		°C

<sup>(4)</sup> These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purpose of TI's product warranty.




Figure 2. Output Rise / Fall Test Load




Figure 4. Enable Timing, Active High Enable



**STRUMENTS** 

Figure 3. Power-On and Off Timing




Figure 5. Enable Timing, Active Low Enable




Figure 6. Output Short Circuit Parameters



www.ti.com






Figure 7. Output Characteristic Showing Current Limit

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **DEVICE INFORMATION**




#### **PIN FUNCTIONS**

NAME	PINS	DESCRIPTION								
5-PIN PAG	CKAGE									
EN	4	Enable input, logic high turns on power switch.								
GND	2	Ground connection.								
IN	5	Input voltage and power-switch drain; connect a 0.1 µF or greater ceramic capacitor from IN to GND close to the IC.								
FLT	3	Active-low open-drain output, asserted during over-current, or over-temperature conditions.								
OUT	1	Power-switch output, connect to load.								

SLUSB67 -AUGUST 2012 www.ti.com



#### TYPICAL CHARACTERISTICS



(1) Helps with output shorting tests when external supply is used.

Figure 8. Test Circuit for System Operation in Typical Characteristics Section





Figure 9. TPS2530 Output Rise/ Fall with 150-µF Load



I<sub>OUT</sub>

32m

26m

-500m

G003

Figure 11. TPS2530 Enable and Disable Into Output Short

FLT

20m

 $V_{\text{OUT}}$ 

14m

Time (s)




Figure 10. TPS2530 Output Rise/ Fall with 1-µF Load




Figure 12. TPS2530 Pulsed Shorted Applied

Submit Documentation Feedback

ΕN

2m

5

3

-3


-5 **└** -4m

EN, V<sub>OUT</sub>, FLT (V)



www.ti.com

#### TYPICAL CHARACTERISTICS (continued)







Figure 13. TPS2530 Power Up - Enabled

Figure 14. TPS2530 Power Down - Enabled







Figure 15. TPS2530 Enable with 2-Ω Load

Figure 16. TPS2530 Short Applied






Figure 17. Supply Current (Enabled) – I<sub>SE</sub> vs Temperature

Figure 18. Supply Current (Disabled) – I<sub>SD</sub> vs Temperature

Submit Documentation Feedback

SLUSB67 -AUGUST 2012 www.ti.com

## TEXAS INSTRUMENTS

#### **TYPICAL CHARACTERISTICS (continued)**




Figure 19. Input – Output Resistance – R<sub>DS(on)</sub> vs Temperature




Figure 20. Current Limit –  $I_{OS}$  vs Temperature

SLUSB67 -AUGUST 2012 www.ti.com

#### DETAILED DESCRIPTION

TPS2530 is current-limited, power-distribution switch providing 0.5 A continuous load current in 3.3 V or 5 V circuits. The part use N-channel MOSFETs for low resistance, maintaining voltage to the load. It is designed for applications where short circuits or heavy capacitive loads are encountered. Device features include enable, reverse blocking when disabled, overcurrent protection, overtemperature protection, and deglitched fault reporting.

#### **UVLO**

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges. FLT is high impedance when the TPS2530 is in UVLO.

#### **ENABLE**

The logic enable input EN, controls the power switch, bias for the charge pump, driver, and other circuits. The supply current is reduced to less than 1 µA when the TPS2530 is disabled. Disabling the TPS2530 will immediately clear an active FLT indication. The enable input is compatible with both TTL and CMOS logic levels.

The turn on and turn off times (t<sub>ON</sub>, t<sub>OFF</sub>) are composed of a delay and a rise or fall time (t<sub>R</sub>, t<sub>F</sub>). The delay times are internally controlled. The rise time is controlled by both the TPS2530 and the external loading (especially capacitance). The fall time is controlled by the TPS2530 and the loading (R and C). An output load consisting of only a resistor will experience a fall time set by the TPS2530. An output load with parallel R and C elements will experience a fall time determined by the (R x C) time constant if it is longer than the TPS2530's t<sub>F</sub>.

The enable should not be left open, and may be tied to VIN or GND depending on the device.

#### INTERNAL CHARGE PUMP

The device incorporate an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the gate driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The driver incorporate circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges on the input supply, and provides built-in soft-start functionally. The MOSFET power switch blocks current from OUT to IN when turned off by the UVLO or disabled.

#### **CURRENT LIMIT**

The TPS2530 responds to overloads by limiting output current to the static I<sub>OS</sub> levels shown in the Electrical Characteristics table. When an overload condition is present, the device maintains a constant output current, with the output voltage determined by (I<sub>OS</sub> x R<sub>LOAD</sub>). Two possible overload conditions can occur.

The first overload condition occurs when either: 1) input voltage is first applied, enable is true, and a short circuit is present (load which draws I<sub>OUT</sub> > I<sub>OS</sub>), or 2) input voltage is present and the TPS2530 is enabled into a short circuit. The output voltage is held near zero potential with respect to ground and the TPS2530 ramps the output current to I<sub>OS</sub>. The TPS2530 limits the current to I<sub>OS</sub> until the overload condition is removed or the device begins to thermal cycle.

The second condition is when an overload occurs while the device is enabled and fully turned on. The device responds to the overload condition within t<sub>IOS</sub> (Figure 6 and Figure 7) when the specified overload (per the Electrical Characteristics table) is applied. The response speed and shape will vary with the overload level, input circuit, and rate of application. The current-limit response varies between settling to IOS, or turnoff and controlled return to I<sub>OS</sub>. Similar to the previous case, the TPS2530 limits the current to I<sub>OS</sub> until the overload condition is removed or the device begins to thermal cycle.

The TPS2530 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. This is due to the relatively large power dissipation  $[(V_{IN} - V_{OUT}) \times I_{OS}]$  driving the junction temperature up. The device turns off when the junction temperature exceeds 135°C (min) while in current limit. The device remains off until the junction temperature cools 20°C and then restarts.

Product Folder Links: TPS2530

Copyright © 2012, Texas Instruments Incorporated



**NSTRUMENTS** 

There are two kinds of current limit profiles typically available in TI switch products similar to the TPS2530. Many older designs have an output I vs V characteristic similar to the plot labeled "Current Limit with Peaking" in Figure 21. This type of limiting can be characterized by two parameters, the current limit corner (I<sub>OC</sub>), and the short circuit current (I<sub>OS</sub>). I<sub>OC</sub> is often specified as a maximum value. The TPS2530 does not present noticeable peaking in the current limit, corresponding to the characteristic labeled "Flat Current Limit" in Figure 21. This is why the I<sub>OC</sub> parameter is not present in the Electrical Characteristics tables.




Figure 21. Current Limit Profiles

#### **FLT**

The FLT open-drain output is asserted (active low) during an over-load or over-temperature condition. A 8 ms deglitch on both the rising and falling edged avoids false reporting at startup and during transients. A current limit condition shorter than the deglitch period clears the internal timer upon termination. The deglitch timer will not integrate with excessive ripple and large output capacitance may interface with operation of FLT around Ios as the ripple will drive the TPS2530 in and out of current limit.

If the TPS2530 is in current limit and the over-temperature circuit goes active, FLT goes true immediately however exiting this condition is deglitched. FLT is tripped just as the knee of the constant-current limiting is entered. Disabling the TPS2530 clears and active FLT as soon as the switch turns off. FLT is high impedance when the TPS2530 is disabled or in undervoltage lockout (UVLO).

#### APPLICATION INFORMATION

#### INPUT AND OUTPUT CAPACITANCE

Input and output capacitance improves the performance of the device. The actual capacitance should be optimized for the particular application. For all applications, a 0.1 µF or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise de-coupling.

All protection circuits such as TPS2530 will have the potential for input voltage overshoots and output voltage undershoots.

Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power bus inductance and input capacitance when the IN terminal is high impedance (before turn on). Theoretically, the peak voltage is 2 times the applied. The second cause is due to the abrupt reduction of output short circuit current when the TPS2530 turns off and energy stored in the input inductance drives the input voltage high. Input voltage droops may also occur with large load steps and as the TPS2530 output is shorted. Applications with large input inductance (e.g. connecting the evaluation board to the bench power-supply through long cables) may require large input capacitance reduce the voltage overshoot from exceeding the absolute maximum voltage of the device. The fast current-limit speed of the TPS2530 to hard output short circuits isolate the input bus form faults. However, ceramic input capacitance in the range of 1 µF to 22 µF adjacent to the TPS2530 input aids in both speeding response time and limiting the transient seen on the input power bus. Momentary input transients to 6.5 V are permitted. In order to keep front-end power circuit work normally, it is better to increase the output cap.

10

Copyright © 2012, Texas Instruments Incorporated

www.ti.com SLUSB67 -AUGUST 2012

Output voltage undershoot is caused by the inductance of the output power bus just after a short has occurred and the TPS2530 has abruptly reduced OUT current. Energy stored in the inductance will drive the OUT voltage down and potentially negative as it discharges. Application with large output inductance (such as from a cable) benefit from use of a high-value output capacitor to control the voltage undershoot. When implementing USB standard application, a 120  $\mu$ F minimum output capacitance is required. Typically a 150  $\mu$ F electrolytic capacitor is used, which is sufficient to control voltage undershoots. However, if the application does not require 120  $\mu$ F of output capacitance, and there is potential to drive the output negative, a minimum of 10  $\mu$ F ceramic capacitor on the output is recommended. The voltage undershoot should be controlled to less than 1.5 V for 10  $\mu$ s.

#### POWER DISSIPATION AND JUNCTION TEMPERATURE

It is good design practice to estimate power dissipation and maximum expected junction temperature of the TPS2530. The system designer can control choices of package, proximity to other power dissipating devices, and printed circuit board (PCB) design based on these calculations. These have a direct influence on maximum junction temperature. Other factors such as airflow and maximum ambient temperature are often determined by system considerations. It is important to remember that these calculations do not include the effects of adjacent heat sources, and enhanced or restricted air flow.

Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical.

The following procedure requires iteration because power loss is due to the internal MOSFET  $I^2$  x  $R_{DS(on)}$ , and  $R_{DS(on)}$  is a function of the junction temperature. As an initial estimate, use the  $R_{DS(on)}$  at 125°C from the typical characteristics, and the preferred package thermal resistance for the preferred board construction from the thermal parameters section.

$$T_J = T_A + [(I_{OUT}^2 \times R_{DS(on)}) \times \theta_{JA}]$$

Where:

I<sub>OUT</sub> = rated OUT pin current (A)

 $R_{DS(on)}$  = Power switch on-resistance at an assumed  $T_{J}(\Omega)$ 

 $T_A = Maximum ambient temperature (°C)$ 

 $T_J = Maximum junction temperature (°C)$ 

 $\theta_{JA}$  = Thermal resistance (°C/W)

If the calculated  $T_J$  is substantially different from the original assumption, look up a new value of  $R_{DS(on)}$  and recalculate.

Under 85°C ambient temperature, the TPS2530 junction temperature  $T_J = 85 + 0.5^2 \times 0.2 \times 224.9$  to approximately 96.5°C, so in a practical application, the  $R_{DS(on)}$  is about 165 m $\Omega$  and never reach to maximum 200 m $\Omega$  as shown in the Electrical Characteristics table.



#### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2530DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2530	Samples
TPS2530DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2530	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

#### PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020

#### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

7 til dillionolorio aro nominar												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2530DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS2530DBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Apr-2020



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2530DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS2530DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated