

**FUNCTIONAL DESCRIPTION** — The '178 contains four D-type edge-triggered flip-flops and sufficient interstage logic to perform parallel load, shift right or hold operations. All state changes are initiated by a HIGHto-LOW transition of the clock. A HIGH signal on the Shift Enable (SE) input prevents parallel loading and permits a right shift each time the clock makes a negative transition. When the SE input is LOW, the signal applied to the Parallel Enable (PE) input determines whether the circuit is in a parallel load or a hold mode, as shown in the Mode Select Table. The SE, PE, Ds and Pn inputs can change when the clock is in either state, provided only that the recommended setup and hold times are observed.



## MODE SELECT TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial.

