

16-Mbit (1M x 16 / 2M x 8) Static RAM

Features

- TSOP I package configurable as 1M x 16 or as 2M x 8 SRAM
- Very high speed: 45 ns
- Wide voltage range: 2.20V–3.60V
- Ultra low standby power
 - Typical standby current: 1.5 μ A
 - Maximum standby current: 12 μ A
- Ultra low active power
 - Typical active current: 2.2 mA @ $f = 1$ MHz
- Easy memory expansion with \overline{CE}_1 , \overline{CE}_2 , and \overline{OE} features
- Automatic power down when deselected
- CMOS for optimum speed/power
- Offered in Pb-free 48-ball BGA and 48-pin TSOP I packages

Functional Description^[1]


The CY62167EV30 is a high performance CMOS static RAM organized as 1M words by 16 bits / 2M words by 8 bits. This device features advanced circuit design to provide an ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that

significantly reduces power consumption by 99% when addresses are not toggling. Place the device into standby mode when deselected (CE_1 HIGH or CE_2 LOW or both BHE and BLE are HIGH). The input and output pins (IO_0 through IO_{15}) are placed in a high-impedance state when: the device is deselected (CE_1 HIGH or CE_2 LOW), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE , BLE HIGH), or a write operation is in progress (CE_1 LOW, CE_2 HIGH and WE LOW).

To write to the device, take Chip Enables (\overline{CE}_1 LOW and \overline{CE}_2 HIGH) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from IO pins (IO_0 through IO_7) is written into the location specified on the address pins (A_0 through A_{19}). If Byte High Enable (BHE) is LOW, then data from the IO pins (IO_8 through IO_{15}) is written into the location specified on the address pins (A_0 through A_{19}).

To read from the device, take Chip Enables (\overline{CE}_1 LOW and \overline{CE}_2 HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on IO_0 to IO_7 . If Byte High Enable (BHE) is LOW, then data from memory will appear on IO_8 to IO_{15} . See the “[Truth Table](#)” on page 10 for a complete description of read and write modes.

Logic Block Diagram





Note

1. For best practice recommendations, refer to the Cypress application note [AN1064, SRAM System Guidelines](#).

Thermal Resistance^[11]

Parameter	Description	Test Conditions	BGA	TSOP I	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	55	60	°C/W
Θ_{JC}	Thermal Resistance (Junction to Case)		16	4.3	°C/W

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT




Parameters	2.2V to 2.7V	2.7V to 3.6V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[5]	Max	Unit
V _{DR}	V _{CC} for Data Retention		1.5			V
I _{CCDR} ^[10]	Data Retention Current	V _{CC} = 1.5V, $\overline{CE}_1 \geq V_{CC} - 0.2V$, $CE_2 \leq 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$			10	µA
t _{CDR} ^[11]	Chip Deselect to Data Retention Time		0			ns
t _R ^[12]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform^[13]



Notes

12. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 µs or stable at V_{CC(min)} ≥ 100 µs.

13. BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.

Switching Characteristics

Over the Operating Range^[14, 15]

Parameter	Description	45 ns		Unit
		Min	Max	
READ CYCLE				
t_{RC}	Read Cycle Time	45		ns
t_{AA}	Address to Data Valid		45	ns
t_{OHA}	Data Hold from Address Change	10		ns
t_{ACE}	\overline{CE}_1 LOW and CE_2 HIGH to Data Valid		45	ns
t_{DOE}	OE LOW to Data Valid		22	ns
t_{LZOE}	OE LOW to Low Z ^[16]	5		ns
t_{HZOE}	OE HIGH to High Z ^[16, 17]		18	ns
t_{LZCE}	\overline{CE}_1 LOW and CE_2 HIGH to Low Z ^[16]	10		ns
t_{HZCE}	\overline{CE}_1 HIGH and CE_2 LOW to High Z ^[16, 17]		18	ns
t_{PU}	\overline{CE}_1 LOW and CE_2 HIGH to Power Up	0		ns
t_{PD}	\overline{CE}_1 HIGH and CE_2 LOW to Power Down		45	ns
t_{DBE}	BLE / BHE LOW to Data Valid		45	ns
t_{LZBE}	BLE / BHE LOW to Low Z ^[16]	10		ns
t_{HZBE}	BLE / BHE HIGH to HIGH Z ^[16, 17]		18	ns
WRITE CYCLE ^[18]				
t_{WC}	Write Cycle Time	45		ns
t_{SCE}	\overline{CE}_1 LOW and CE_2 HIGH to Write End	35		ns
t_{AW}	Address Setup to Write End	35		ns
t_{HA}	Address Hold from Write End	0		ns
t_{SA}	Address Setup to Write Start	0		ns
t_{PWE}	WE Pulse Width	35		ns
t_{BW}	\overline{BLE} / \overline{BHE} LOW to Write End	35		ns
t_{SD}	Data Setup to Write End	25		ns
t_{HD}	Data Hold from Write End	0		ns
t_{HZWE}	\overline{WE} LOW to High-Z ^[16, 17]		18	ns
t_{LZWE}	\overline{WE} HIGH to Low-Z ^[16]	10		ns

Notes

14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of $V_{CC}(\text{typ})/2$, input pulse levels of 0 to $V_{CC}(\text{typ})$, and output loading of the specified I_{OL}/I_{OH} as shown in "AC Test Loads and Waveforms" on page 4.
15. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See [application note AN13842](#) for further clarification.
16. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
17. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
18. The internal write time of the memory is defined by the overlap of \overline{WE} , $CE_1 = V_{IL}$, BHE or BLE or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

Switching Waveforms

Figure 1 shows address transition controlled read cycle waveforms.^[19, 20]

Figure 1. Read Cycle No. 1





Figure 2 shows \overline{OE} controlled read cycle waveforms.^[20, 21]

Figure 2. Read Cycle No. 2




Notes

19. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IH} , and $CE_2 = V_{IH}$.
20. \overline{WE} is HIGH for read cycle.
21. Address valid before or similar to \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.

Switching Waveforms (continued)

Figure 3 shows \overline{WE} controlled write cycle waveforms [18, 22, 23]

Figure 3. Write Cycle No. 1



Notes

22. Data IO is high impedance if $\overline{OE} = V_{IH}$.
23. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
24. During this period the IOs are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 4 shows \overline{CE}_1 or CE_2 controlled write cycle waveforms.^[18, 22, 23]

Figure 4. Write Cycle No. 2





Figure 5 shows \overline{WE} controlled, \overline{OE} LOW write cycle waveforms.^[23]


Figure 5. Write Cycle No. 3



Switching Waveforms (continued)

Figure 6 shows $\overline{\text{BHE/BLE}}$ controlled, $\overline{\text{OE}}$ LOW write cycle waveforms [23]

Figure 6. Write Cycle No. 4



Truth Table


CE₁	CE₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
H	X	X	X	X	X	High Z	Deselect/Power-Down	Standby (I _{SB})
X	L	X	X	X	X	High Z	Deselect/Power Down	Standby (I _{SB})
X	X	X	X	H	H	High Z	Deselect/Power Down	Standby (I _{SB})
L	H	H	L	L	L	Data Out (IO ₀ -IO ₁₅)	Read	Active (I _{CC})
L	H	H	L	H	L	Data Out (IO ₀ -IO ₇); High Z (IO ₈ -IO ₁₅)	Read	Active (I _{CC})
L	H	H	L	L	H	High Z (IO ₀ -IO ₇); Data Out (IO ₈ -IO ₁₅)	Read	Active (I _{CC})
L	H	H	H	L	H	High Z	Output Disabled	Active (I _{CC})
L	H	H	H	H	L	High Z	Output Disabled	Active (I _{CC})
L	H	H	H	L	L	High Z	Output Disabled	Active (I _{CC})
L	H	L	X	L	L	Data In (IO ₀ -IO ₁₅)	Write	Active (I _{CC})
L	H	L	X	H	L	Data In (IO ₀ -IO ₇); High Z (IO ₈ -IO ₁₅)	Write	Active (I _{CC})
L	H	L	X	L	H	High Z (IO ₀ -IO ₇); Data In (IO ₈ -IO ₁₅)	Write	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62167EV30LL-45BVXI	51-85150	48-ball Fine Pitch Ball Grid Array (Pb-free)	Industrial
	CY62167EV30LL-45ZXI	51-85183	48-pin TSOP I (Pb-free)	

Package Diagrams

Figure 7. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150




51-85150-*D

Package Diagrams (continued)

Figure 8. 48-Pin TSOP I (12 mm x 18.4 mm x 1.0 mm), 51-85183

DIMENSIONS IN INCHES[MM] MIN. MAX.
JEDEC # MO-142



51-85183-*A

Document History Page

Document Title: CY62167EV30 MoBL® 16-Mbit (1M x 16 / 2M x 8) Static RAM
Document Number: 38-05446

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	202600	01/23/04	AJU	New Data Sheet
*A	463674	See ECN	NXR	<p>Converted from Advance Information to Preliminary</p> <p>Removed 'L' bin and 35 ns speed bin from product offering</p> <p>Modified Data sheet to include x8 configurability.</p> <p>Changed ball E3 in FBGA pinout from DNU to NC</p> <p>Changed the $I_{SB2(Typ)}$ value from 1.3 μA to 1.5 μA</p> <p>Changed the $I_{CC(Max)}$ value from 40 mA to 25 mA</p> <p>Changed Vcc stabilization time in footnote #9 from 100 μs to 200 μs</p> <p>Changed the AC Test Load Capacitance value from 50 pF to 30 pF</p> <p>Corrected typo in Data Retention Characteristics (t_R) from 100 μs to t_{RC} ns</p> <p>Changed t_{OHA}, t_{LZCE}, t_{LZBE}, and t_{LZWE} from 6 ns to 10 ns</p> <p>Changed t_{LZOE} from 3 ns to 5 ns.</p> <p>Changed t_{HZOE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} from 15 ns to 18 ns</p> <p>Changed t_{SCE}, t_{AW}, and t_{BW} from 40 ns to 35 ns</p> <p>Changed t_{PE} from 30 ns to 35 ns</p> <p>Changed t_{SD} from 20 ns to 25 ns</p> <p>Updated 48 ball FBGA Package Information.</p> <p>Updated the Ordering Information table</p>
*B	469169	See ECN	NSI	Minor Change: Moved to external web
*C	1130323	See ECN	VKN	<p>Converted from preliminary to final</p> <p>Changed I_{CC} max spec from 2.8 mA to 4.0 mA for $f=1MHz$</p> <p>Changed I_{CC} typ spec from 22 mA to 25 mA for $f=f_{max}$</p> <p>Changed I_{CC} max spec from 25 mA to 30 mA for $f=f_{max}$</p> <p>Added V_{IL} spec for TSOP I package and footnote# 9</p> <p>Added footnote# 10 related to I_{SB2} and I_{CCDR}</p> <p>Changed I_{SB1} and I_{SB2} spec from 8.5 μA to 12 μA</p> <p>Changed I_{CCDR} spec from 8 μA to 10 μA</p> <p>Added footnote# 15 related to AC timing parameters</p>