



U74HC273

CMOS IC

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

DESCRIPTION

The **U74HC273** devices are positive-edge-triggered D-type flip-flops with a direct active low clear (CLR) input.


Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

FEATURES



- * Wide Operating Voltage Range of 2 V to 6 V
- * Low Power Consumption, 80- μ A Maximum ICC
- * Typical $t_{PD} = 12$ ns
- * ± 4 mA Output Drive at 5 V
- * Low Input Current of 1 μ A Maximum
- * Contain Eight Flip-Flops With Single-Rail Outputs
- * Direct Clear Input
- * Individual Data Input to Each Flip-Flop

ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74HC273L-D20-T	U74HC273G-D20-T	DIP-20	Tube
U74HC273L-P20-R	U74HC273G-P20-R	TSSOP-20	Tape Reel
U74HC273L-R20-R	U74HC273G-R20-R	SSOP-20	Tape Reel
U74HC273L-S20-R	U74HC273G-S20-R	SOP-20	Tape Reel



MARKING



■ PIN CONFIGURATION




■ FUNCTION TABLE


INPUTS			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q ₀

H = High voltage level ; L = Low voltage level ; X = Don't care

■ FUNCTIONAL BLOCK DIAGRAM



■ LOGIC DIAGRAM, EACH FLIP-FLOP (POSITIVE LOGIC)



■ ABSOLUTE MAXIMUM RATING ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	RATINGS	UNIT
Supply Voltage	V_{CC}		-0.5 ~ 7	V
Continuous Output Current	I_{OUT}	$V_{OUT}=0 \sim V_{CC}$	± 25	mA
Input Clamp Current	I_{IK}	$V_{IN}<0$ or $V_{IN}<V_{CC}$	± 20	mA
Output Clamp Current	I_{OK}	$V_{IN}<0$ or $V_{OUT}>V_{CC}$	± 20	mA
Storage Temperature Range	T_{STG}		-65 ~ +150	$^\circ\text{C}$

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING COMDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V_{CC}		2	5	6	V
High-Level Input Voltage	V_{IH}	$V_{CC}=2\text{V}$	1.5			V
		$V_{CC}=4.5\text{V}$	3.15			V
		$V_{CC}=6\text{V}$	4.2			V
Low-Level Input Voltage	V_{IL}	$V_{CC}=2\text{V}$			0.5	V
		$V_{CC}=4.5\text{V}$			1.35	V
		$V_{CC}=6\text{V}$			1.8	V
Input Voltage	V_{IN}		0		V_{CC}	V
Output Voltage	V_{OUT}		0		V_{CC}	V
Input Transition Rise or Fall Rate	$\Delta t/\Delta v$	$V_{CC}=2\text{V}$			1000	ns/V
		$V_{CC}=4.5\text{V}$			500	ns/V
		$V_{CC}=6\text{V}$			400	ns/V
Operating Temperature	T_A		-40		+125	$^\circ\text{C}$

■ ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A=25^\circ\text{C}$			$T_A=-40\sim+125^\circ\text{C}$			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
High-Level Output Voltage	V_{OH}	$V_{CC}=2\text{V}, I_{OH}=-20\mu\text{A}$	1.9	1.998		1.9			V
		$V_{CC}=4.5\text{V}, I_{OH}=-20\mu\text{A}$	4.4	4.499		4.4			V
		$V_{CC}=6\text{V}, I_{OH}=-20\mu\text{A}$	5.9	5.999		5.9			V
		$V_{CC}=4.5\text{V}, I_{OH}=-4\text{mA}$	3.98	4.3		3.7			V
		$V_{CC}=6\text{V}, I_{OH}=-5.2\text{mA}$	5.48	5.8		5.2			V
Low-Level Output Voltage	V_{OL}	$V_{CC}=2\text{V}, I_{OL}=20\mu\text{A}$		0.002	0.1			0.1	V
		$V_{CC}=4.5\text{V}, I_{OL}=20\mu\text{A}$		0.001	0.1			0.1	V
		$V_{CC}=6\text{V}, I_{OL}=20\mu\text{A}$		0.001	0.1			0.1	V
		$V_{CC}=4.5\text{V}, I_{OL}=4\text{mA}$		0.17	0.26			0.4	V
		$V_{CC}=6\text{V}, I_{OL}=5.2\text{mA}$		0.15	0.26			0.4	V
Input Leakage Current	$I_{I(LEAK)}$	$V_{CC}=6\text{V}, V_I=V_{CC}$ or 0		± 0.1	± 100			± 100	μA
Quiescent Supply Current	I_{CC}	$V_{CC}=6\text{V}, V_I=V_{CC}$ or 0, $I_{OUT}=0$			8			160	μA

■ SWITCHING CHARACTERISTICS ($C_L=50\text{pF}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A=25^\circ\text{C}$			$T_A=-40\sim+125^\circ\text{C}$			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Maximum clock pulse frequency	f_{MAX}	$V_{\text{CC}}=2.0\text{V}$	5	11		4			MHz
		$V_{\text{CC}}=4.5\text{V}$	27	50		20			MHz
		$V_{\text{CC}}=6.0\text{V}$	32	60		24			MHz
Propagation delay from input ($\overline{\text{CLR}}$) to output (Any)	t_{PHL}	$V_{\text{CC}}=2.0\text{V}$		55	160			225	ns
		$V_{\text{CC}}=4.5\text{V}$		15	32			45	ns
		$V_{\text{CC}}=6.0\text{V}$		12	27			38	ns
Propagation delay from input (CLK) to output (Any)	t_{PD}	$V_{\text{CC}}=2.0\text{V}$		56	160			225	ns
		$V_{\text{CC}}=4.5\text{V}$		15	32			45	ns
		$V_{\text{CC}}=6.0\text{V}$		13	27			38	ns
Propagation delay to output (Any)	t_t	$V_{\text{CC}}=2.0\text{V}$		38	75			110	ns
		$V_{\text{CC}}=4.5\text{V}$		8	15			22	ns
		$V_{\text{CC}}=6.0\text{V}$		6	13			19	ns


■ TIMING REQUIREMENTS (Input: $t_R, t_F \leq 2.5\text{ns}$; $\text{PRR} \leq 1\text{MHz}$)

PARAMETER		SYMBOL	Conditions	$T_A=25^\circ\text{C}$			$T_A=-40\sim+125^\circ\text{C}$			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
Clock frequency		f_{CLOCK}	$V_{\text{CC}}=2\text{V}$			5			4	MHz
			$V_{\text{CC}}=4.5\text{V}$			27			20	MHz
			$V_{\text{CC}}=6\text{V}$			32			24	MHz
Pulse duration	CLK high or low	t_w	$V_{\text{CC}}=2\text{V}$		80		120			ns
			$V_{\text{CC}}=4.5\text{V}$		16		24			ns
			$V_{\text{CC}}=6\text{V}$		14		20			ns
	$\overline{\text{CLR}}$ low		$V_{\text{CC}}=2\text{V}$		80		120			ns
			$V_{\text{CC}}=4.5\text{V}$		16		24			ns
			$V_{\text{CC}}=6\text{V}$		14		20			ns
Setup time before CLK \uparrow	Data	t_{SU}	$V_{\text{CC}}=2\text{V}$		100		120			ns
			$V_{\text{CC}}=4.5\text{V}$		20		24			ns
			$V_{\text{CC}}=6\text{V}$		17		20			ns
	$\overline{\text{CLR}}$ inactive		$V_{\text{CC}}=2\text{V}$		100		120			ns
			$V_{\text{CC}}=4.5\text{V}$		20		24			ns
			$V_{\text{CC}}=6\text{V}$		17		20			ns
Hold time ,data after CLK \uparrow		t_{H}	$V_{\text{CC}}=2\text{V}$		0		-6			ns
			$V_{\text{CC}}=4.5\text{V}$		0		-2			ns
			$V_{\text{CC}}=6\text{V}$		0		-2			ns


■ OPERATING CHARACTERISTICS ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Capacitance	C_I	$V_{\text{CC}}=2\text{V}\sim 6\text{V}$		3	10	pF
Power Dissipation Capacitance per flip-flop	C_{PD}	No load.		35		pF


■ TEST CIRCUIT AND WAVEFORMS




Load Circuit



Voltage Waveforms Pulse Durations



Voltage Waveforms Setup and Hold Times



Voltage Waveforms Propagation Delay and Output Transition Times

- Notes:
1. C_L includes probe and jig capacitance.
 2. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, $Z_O = 50\Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
 3. For clock inputs, fmax is measured when the input duty cycle is 50%.
 4. The outputs are measured one at a time with one input transition per measurement.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.