

## Low Offset Voltage INSTRUMENTATION AMPLIFIER

### FEATURES

- **PRESERVES SIGNAL INTEGRITY**  
Input Impedance  $2 \times 10^{10} \Omega$   
Gain Nonlinearity  $< \pm 0.025\%$   
CMR  $> 104\text{dB}$  @  $G = 1000$
- **REDUCES TEMPERATURE ERRORS**  
Voltage Drift  $< 2.4\mu\text{V}/^\circ\text{C}$  @  $G = 1000$   
Bias Current Drift  $< 2\text{nA}/^\circ\text{C}$
- **EASY TO USE**  
Single Resistor Gain Adjust  $1\text{V/V}$  to  $1000\text{V/V}$   
Usually No Trimming Needed

### DESCRIPTION

The 3662 is an integrated circuit instrumentation amplifier. It is a differential input amplifier with a transfer function of

$$V_{\text{OUT}} = (e_2 - e_1) 100\text{k}\Omega / R_g$$

where  $R_g$  is the single external gain setting resistor.

Instrumentation amplifiers differ from operational amplifiers in that they are committed closed-loop devices. As such they only (but very accurately) amplify and have no summing junction. Their high input impedance ( $2 \times 10^{10} \Omega$ ), large gain ( $1000\text{V/V}$ ), easy gain adjustment ( $1\text{V/V}$  to  $1000\text{V/V}$ ), high common-mode rejection ( $> 104\text{dB}$  at  $G = 1000\text{V/V}$ ), and low voltage drift ( $< 2.4\mu\text{V}/^\circ\text{C}$  at  $G = 1000$ ) eliminate the problems and compromises of trying to use operational amplifiers to realize the same gain function. Modern hybrid integrated circuit design and state-of-the-art laser-trimming techniques reduce the offset voltage to a point where the need for additional nulling by the user is normally eliminated.

The excellent performance, small size, low cost, and integrated circuit reliability make the 3662 a natural choice for applications such as thermocouples, strain gages, bridges and other low level transducers.

## DISCUSSION

### NOT AN OP AMP

An instrumentation amplifier differs fundamentally from an operational amplifier. An op amp is an open loop uncommitted device whose closed loop performance depends on the external networks used to close the loop. While an op amp can be used to get the same basic transfer function as an instrumentation amplifier, it is generally difficult (often impossible) to achieve the same level of performance. The use of an op amp usually leads to design tradeoffs when it is necessary to amplify low level signals in the presence of common-mode voltages while maintaining high input impedances.




FIGURE 1 Single Op Amp, Differential Input Configuration.

When a single op amp is used (see Figure 1), there are opposing constraints if there is a need for both high gain ( $R_2 \div R_1 \gg 0$ , i.e.  $R_1$  small) and high input impedances ( $R_1$  large). Also, the common-mode rejection ratio of the total circuit,  $CMRR_T$ , is a function of the op amp's rejection,  $CMRR_{OA}$ , and the effective rejection caused by resistor mismatches,  $CMRR_R$ . [For example,  $\pm 0.1\%$  resistors in a gain of 10 circuit can have a CMR of only 69 dB ( $CMR \text{ (dB)} = 20 \log_{10} CMRR \text{ (V/V)}$ )].

### INSTRUMENTATION AMPLIFIERS

The 3662 is an integrated circuit instrumentation amplifier. It is a closed loop differential input gain block — a committed circuit whose primary function is to accurately amplify the voltage applied to its inputs. Ideally, the instrumentation amplifier responds only to the difference between the two input signals ( $e_2 - e_1$ ) and exhibits extremely high impedance between the two input terminals (differential input impedance) and from each input to ground (common-mode input impedance). Figure 2 shows the simple model of an instrumentation amplifier which eliminates most of the problems of using op amps.




FIGURE 2. Model of an Instrumentation Amplifier.

## THEORY OF OPERATION

Figure 3 is a simplified schematic of the 3662. It shows that the amplifier is basically a two stage device. It has a fixed gain output stage (shown as the op amp symbol) and a variable gain input stage (adjusted by  $R_g$ ). The two stage nature of the design is the reason that many of the specifications consist of two components, one of which is a function of gain.




FIGURE 3. Simplified Schematic of 3662.

An analysis of the circuit in Figure 3 is straightforward but lengthy even with simplifying assumptions. Therefore, only the results are given below:

$$V_{out} = (e_1 - e_2) \frac{2R_a + R_g}{R_g} + \frac{V_4}{R_a} - \frac{V_5}{R_b} \quad (1)$$

Equation (1) consists of two parts. The first part is the desired gain equation where  $R_g$  is the gain setting resistor and  $R_a$  is the output stage feedback resistor (internal 50k $\Omega$ ). The second part is an output component of offset voltage whose magnitude is dependent on the matching of  $R_a$  and  $R_b$ . In the 3662 this component of error is significantly reduced by the use of advanced laser trimming techniques and hybrid construction. In fact, the entire offset voltage is reduced to the point where the user nulling usually required with other instrumentation amplifiers is normally not necessary with the 3662.


# SPECIFICATIONS

ELECTRICAL			Specifications typical at 25°C and ±15 VDC Power Supply Unless Otherwise Noted.	
MODELS	3662JP	3662KP		
<b>GAIN</b> Range of Gain, min Gain Equation Error from Equation (may be zeroed) Gain temp. Coefficient Nonlinearity (1) $G = 1 - 1000$ , max	$G = 1 \text{ to } 1000 \text{ V/V}$ $G = \frac{100 \text{ k}\Omega}{R} \text{ V/V}$ $(\pm 0.5 - 0.003G)\%$ $\pm(50 + 0.05G) \text{ ppm}/^\circ\text{C}$		<div style="display: flex; justify-content: space-around;"> <div>#30 0.1%</div> <div>0.05%</div> </div>	
<b>OUTPUT</b> Rated output, min Output Impedance	$\pm 10 \text{ V}, \pm 10 \text{ mA}$ $0.15 \Omega$			
<b>INPUT</b> Input Impedance, Differential  Common-Mode Input Voltage Range, min CMR, DC to 60 Hz with 1k $\Omega$ source unbalance $G = 1$ , min $G = 10$ , min $G = 100$ , min $G = 1000$ , min	$\frac{2 \times 10^{10}}{G} \Omega \parallel 9 \text{ pF}$ $2 \times 10^{10} \Omega \parallel 3 \text{ pF}$ $\pm 10 \text{ V}$		<div style="display: flex; justify-content: space-around;"> <div>60 dB 76 dB 86 dB 96 dB</div> <div>66 dB 84 dB 94 dB 104 dB</div> </div>	
<b>OFFSETS AND DRIFT (RTI)</b> Input Offset, max (2) (may be zeroed) vs temperature, max  vs Supply  vs Time  Input Bias Current, max (either input) vs Temperature, max vs Supply Input Difference Current, max vs Temperature, max	$\pm(0.4 + \frac{100}{G}) \text{ mV}$ $\pm(5 + \frac{1000}{G}) \mu\text{V}/^\circ\text{C}$ $\pm(8 + \frac{5000}{G}) \mu\text{V/V}$ $\pm(2 + \frac{1500}{G}) \mu\text{V/mo}$ $+300 \text{ nA}$ $-2 \text{ nA}/^\circ\text{C}$ $\pm 0.25 \text{ nA/V}$ $\pm 80 \text{ nA}$ $\pm 0.8 \text{ nA}/^\circ\text{C}$		$\pm(0.2 + \frac{30}{G}) \text{ mV}$ $\pm(2 + \frac{400}{G}) \mu\text{V}/^\circ\text{C}$ $\pm 30 \text{ nA}$ $\pm 0.3 \text{ nA}/^\circ\text{C}$	
<b>INPUT NOISE (RTI)</b> (2) Voltage, p-p 0.01 Hz - 10 Hz  RMS, 10 Hz - 10 kHz Current, p-p 0.01 Hz - 10 Hz RMS 10 Hz - 10 kHz	$(3 + \frac{900}{G}) \mu\text{V p-p}$ $(1 + \frac{130}{G}) \mu\text{V RMS}$ $150 \text{ pA p-p}$ $50 \text{ pA RMS}$			
<b>DYNAMIC RESPONSE</b> Small Signal, $\pm 3 \text{ dB}$ Flatness $G = 1$ $G = 10$ $G = 100$ $G = 1000$ Small Signal, $\pm 1\%$ Flatness $G = 1$ $G = 10$ $G = 100$ $G = 1000$ Full Power, $G = 1 - 100$ Slew Rate, $G = 1 - 100$ Settling Time (0.1%) $G = 1$ $G = 10$ $G = 100$ $G = 1000$	800 kHz 95 kHz 74 kHz 27 kHz  20 kHz 15 kHz 10 kHz 3 kHz 28 kHz 1.8 V/ $\mu\text{s}$  17 $\mu\text{s}$ 19 $\mu\text{s}$ 20 $\mu\text{s}$ 50 $\mu\text{s}$			
<b>POWER SUPPLY</b> Rated Voltage Voltage Range Quies. Supply Current, max	$\pm 15 \text{ V}$ $\pm 7 \text{ VDC to } \pm 20 \text{ VDC}$ 6mA			
<b>TEMPERATURE RANGE</b> Specifications Operation Storage	0 to + 70°C -55 to + 125°C -65 to 150°C			

(1) Peak deviation from a best straightline, expressed as a percent of peak-to-peak full scale output.

(2) RTI = referred to input. May be referred to output by multiplying by gain G.

## MECHANICAL



Row Spacing: 7.6mm (0.300")

Weight: 3.4 grams (0.12 oz.)

Connector: 14-pin DIP

0145MC

Pin material and plating composition conform to Method 208 (solderability) of Mil-Std-202.

## PIN CONNECTIONS

- |                     |                        |
|---------------------|------------------------|
| 1. Gain             | 8. Sense               |
| 2. V <sub>OSI</sub> | 9. Out                 |
| 3. V <sub>OSI</sub> | 10. +V <sub>CC</sub>   |
| 4. V <sub>OSO</sub> | 11. Make No Connection |
| 5. V <sub>OSO</sub> | 12. Gain               |
| 6. -V <sub>CC</sub> | 13. -In                |
| 7. Ref              | 14. +In                |

## CONNECTION DIAGRAM




FIGURE 4

# TYPICAL PERFORMANCE CURVES

(TYPICAL @ 25°C and ±15 VDC POWER SUPPLIES UNLESS OTHERWISE NOTED)





FIGURE 5. Alternate Optional Offset Voltage Adjustment.

The circuit in Figure 4 uses a single adjustment to trim both input and output components of offset voltage. Because of this the output voltage will change when the gain is varied. The circuit in Figure 5 trims the two components separately

and minimizes the gain change problem. Adjust  $R_2$  at minimum gain and then adjust  $R_1$  at maximum gain.




FIGURE 6. Output Biasing.

When it is desired to bias the output over a large range (such as chart recorder bias) the circuit in Figure 6 may be used.

The information in this publication has been carefully checked and is believed to be reliable; however, no responsibility is assumed for possible inaccuracies or omissions. Specifications are subject to change without notice. No patent rights are granted to any of the circuits described herein.