#### SLAS279D - JUNE 2000 - REVISED JANUARY 2001

#### features

- 40-MSPS Sample Rate
- 12-Bit Resolution
- No Missing Codes
- On-Chip Sample and Hold
- 77-dB Spurious Free Dynamic Range at f<sub>IN</sub> = 15.5 MHz
- 5-V Analog and Digital Supply
- 3-V and 5-V CMOS Compatible Digital Output
- 10.4 Bit ENOB at f<sub>IN</sub> = 31 MHz
- 65 dB SNR at f<sub>IN</sub> = 15.5 MHz
- 120-MHz Bandwidth
- Internal or External Reference
- Buffered Differential Analog Input
- 2s Complement Digital Outputs
- Typical 380 mW Power Consumption
- Single-Ended or Differential Low-Level Clock Input

#### applications

- Wireless Local Loop
- Wireless Internet Access
- Cable Modem Receivers
- Medical Ultrasound
- Magnetic Resonant Imaging

#### description

The THS1240 is a high-speed low noise 12-bit CMOS pipelined analog-to-digital converter. A differential sample and hold minimizes even order harmonics and allows for a high degree of common mode rejection at the analog input. A buffered analog input enables operation with a constant analog input impedance, and prevents transient voltage spikes from feeding backward to the analog input source. Full temperature DNL performance allows for industrial application with the assurance of no missing codes. The THS1240 can operate with either internal or external references. Internal reference usage selection is accomplished simply by externally connecting reference output terminals to reference input terminals.

#### AVAILABLE OPTIONS

	PACKAGE
т <sub>А</sub>	48-TQFP (PHP)
-40°C to 85°C	THS1240I
0°C to 70°C	THS1240C



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





Copyright  $\ensuremath{\textcircled{}^\circ}$  2001, Texas Instruments Incorporated

SLAS279D - JUNE 2000 - REVISED JANUARY 2001

# functional block diagram



# **Terminal Functions**

TERI	MINAL		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AV <sub>DD</sub>	2, 5, 12, 43, 45, 47	I	Analog power supply
AV <sub>SS</sub>	1, 11, 13, 41, 42, 44, 46	I	Analog ground return for internal analog circuitry
CLK+	15	Ι	Clock input
CLK-	16	I	Complementary clock input
D11-D0	25–36	0	Digital data output bits; LSB= D0, MSB = D11 (2s complement output format)
DRV <sub>DD</sub>	24, 37, 38	Т	Digital output driver supply
DRVSS	23, 39, 40	I	Digital output driver ground return
DV <sub>DD</sub>	17, 20, 22	I	Positive digital supply
DVSS	18, 19, 21	Ι	Digital ground return
V <sub>BG</sub>	10	0	Band gap reference. Bypass to ground with a $1-\mu F$ and a $0.01-\mu F$ chip capacitor.
VCM	48	0	Common mode voltage output. Bypass to ground with a $0.1$ - $\mu$ F and a $0.01$ - $\mu$ F chip capacitor.
V <sub>IN+</sub>	3	Ι	Analog signal input
V <sub>IN</sub> –	4	I	Complementary analog signal input
V <sub>REFIN</sub> -	7	Ι	External reference input low
V <sub>REFIN+</sub>	8	I	External reference input high
VREFOUT+	9	0	Internal reference output. Compensate with a 1- $\mu$ F and a 0.01- $\mu$ F chip capacitor.
VREFOUT-	6	0	Internal reference output. Compensate with a 1- $\mu$ F and a 0.01- $\mu$ F chip capacitor.



#### functional description

The THS1240 uses a differential pipeline architecture and assures no missing codes over the full operating temperature range. The device uses a 1 bit per stage architecture in order to achieve the highest possible bandwidth. The differential analog inputs are terminated with a  $1-k\Omega$  resistor. The inputs are then fed to a unity gain buffer followed by the S/H (sample and hold) stage. This S/H stage is a switched capacitor operational amplifier-based circuit, see Figure 3. The pipeline is a typical 1 bit per stage pipeline as shown in the functional block diagram. The digital output of the 12 stages is sent to a digital correction logic block which then outputs the final 12 bits.

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range: AV <sub>DD</sub>	-0.5 V to 7 V
DV <sub>DD</sub>	
DRV <sub>DD</sub>	
Voltage between AV <sub>SS</sub> and DV <sub>SS</sub> and DRV <sub>SS</sub>	–0.3 V to 0.5 V
Voltage between DRV <sub>DD</sub> and DV <sub>DD</sub>	–0.5 V to 5 V
Voltage between AV <sub>DD</sub> and DV <sub>DD</sub>	–0.5 V to 5 V
Digital data output	0.3 V to DV <sub>DD</sub> +0.3 V
CLK peak input current, I <sub>p(CLK)</sub>	
Peak total input current (all inputs), Ip	–30 mA
Operating free-air temperature range, T <sub>A</sub> : THS1240C	
THS1240I	–40°C to 85°C
Storage temperature range	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	

<sup>†</sup> Stresses beyond those listed *under absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT	
Sample rate	Sample rate					
Analog supply voltage, AV <sub>DD</sub>			4.75	5	5.25	V
Digital supply voltage, DV <sub>DD</sub>				5	5.25	V
Digital output driver supply voltage, DRV <sub>DD</sub>				3.3	5.25	V
CLK + high level input voltage, V <sub>IH</sub> $\ddagger$				5	5.25	V
CLK + low-level input voltage, VIL <sup>‡</sup>			0		1.5	V
CLK pulse-width high, t <sub>p(H)</sub>			10	12.5		ns
CLK pulse-width low, tp(L)			10	12.5		ns
	THS1240C		0		70	°C
Operating free-air temperature range, $T_A$	THS1240I		-40		85	C

 $\pm$  CLK– Input tied to ground with 0.01  $\mu$ F capacitor for single-ended clock source.



SLAS279D – JUNE 2000 – REVISED JANUARY 2001

## electrical characteristics over recommended operating free-air temperature range, $AV_{DD} = DV_{DD} = 5 V$ , $DRV_{DD} = 3.3 V$ , internal references, CLK = 40 MHz, single-ended clock source at 40 MHz with 50% duty cycle (unless otherwise noted)

#### dc accuracy

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
DNL	Differential nonlinearity	f <sub>IN</sub> = 15.5 MHz	-1	±0.6	1.25	LSB
	No missing codes			Assured		
INL	Integral nonlinearity	f <sub>IN</sub> = 15.5 MHz		±2		LSB
EO	Offset error	$V(V_{IN+}) = V(V_{IN}) = V_{CM}$		14	70	mV
EG	Gain error			-7	-10	%FSR

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

#### power supply

	PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
I(AV <sub>DD)</sub>	Analog supply current	$V(V_{IN}) = (V_{CM})$		73	110	mA
I(DV <sub>DD)</sub>	Digital supply current	$V(V_{IN}) = (V_{CM})$		2	4	mA
I(DRV <sub>DD)</sub>	Output driver supply current <sup>‡</sup>	$V(V_{IN}) = (V_{CM})$		2	7	mA
PD	Power dissipation	$V(V_{IN}) = (V_{CM})$		380		mW

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

‡ 15 pF load on digital outputs

#### reference

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VREFOUT-	Negative reference output voltage		1.9	2	2.1	V
VREFOUT+	Positive reference output voltage		2.9	2.9 3 3.1		V
VREFIN-	External reference supplied		2			V
VREFIN+	External reference supplied			3		V
V(V <sub>CM</sub> )	Common mode output voltage		AV <sub>DD</sub> /2			V
I(V <sub>CM</sub> )	Common mode output current		80			μA

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

#### analog input

	PARAMETER	TEST CONDITIONS	ΜΙΝ ΤΥΡ <sup>†</sup> ΜΑΧ	UNIT
RI	Differential input resistance		1	kΩ
Cl	Differential input capacitance		4	pF
VI	Analog input common mode range		V <sub>CM</sub> ±0.05	V
$V_{ID}$	Differential input voltage range		2	Vp-p
BW	Analog input bandwidth (large signal)	–3 dB	120	MHz
† All ty	pical values are at T <sub>A</sub> = 25°C.			

digital outputs

	PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = -50 μA	0.8DRV <sub>DD</sub>			V
VOL	Low-level output voltage	I <sub>OL</sub> = 50 μA			$0.2 \text{DRV}_{\text{DD}}$	V <sub>DD</sub>
CL	Output load capacitance				15	pF

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .



ac specifications over recommended operating free-air temperature range,  $AV_{DD} = DV_{DD} = 5 V$ ,  $DRV_{DD} = 3.3 V$ , internal references, CLK = 40 MHz, analog input at -2 dBFS, single-ended clock source at 40 MHz with 50% duty cycle (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
		f <sub>IN</sub> = 2.2 MHz		64.6		
		f <sub>IN</sub> = 15.5 MHz	f <sub>IN</sub> = 15.5 MHz 64			
SNR	Signal-to-noise ratio	$f_{IN} = 15.5 \text{ MHz}, V_{(IN)} = -0.5 \text{ dBFS}$	63	65.5		dB
		f <sub>IN</sub> = 31 MHz		64		
		f <sub>IN</sub> = 70 MHz		64		
		f <sub>IN</sub> = 2.2 MHz		63.3		
		f <sub>IN</sub> = 15.5 MHz		64		
SINAD	Signal-to-noise and distortion	$f_{IN} = 15.5 \text{ MHz}, V_{(IN)} = -0.5 \text{ dBFS}$	62	64.5		dB
		f <sub>IN</sub> = 31 MHz		63.2		
		f <sub>IN</sub> = 70 MHz		55.7		
ENOB	Effective number of bits	f <sub>IN</sub> = 15.5 MHz		10.2		hito
ENOB	Effective number of bits	$f_{IN} = 15.5 \text{ MHz}, V_{(IN)} = -0.5 \text{ dBFS}$	10	10.4		bits
THD	Total harmonic distortion	f <sub>IN</sub> = 15.5 MHz		-72	-68	dBc
חחו		$f_{IN} = 15.5 \text{ MHz}, V_{(IN)} = -0.5 \text{ dBFS}$		-71		ub0
		f <sub>IN</sub> = 2.2 MHz		73		
		f <sub>IN</sub> = 15.5 MHz	70	77		
SFDR	Spurious-free dynamic range	$f_{IN} = 15.5 \text{ MHz}, V_{(IN)} = -0.5 \text{ dBFS}$		72		dBc
		f <sub>IN</sub> = 31 MHz		77		
		f <sub>IN</sub> = 70 MHz		59.6		
		f <sub>IN</sub> = 2.2 MHz		82		
2 <sup>nd</sup> Harmonic	Distortion	f <sub>IN</sub> = 15.5 MHz		-87	-70	dBc
	Distortion	f <sub>IN</sub> = 31 MHz		-77		uвс
		f <sub>IN</sub> = 70 MHz		-60.5		
		f <sub>IN</sub> = 2.2 MHz		-73		
3 <sup>rd</sup> Harmonic	Distortion	f <sub>IN</sub> = 15.5 MHz		-80.4	-70	dDe
3' <sup>™</sup> Harmonic	Distortion	f <sub>IN</sub> = 31 MHz		-77		dBc
		f <sub>IN</sub> = 70 MHz		-60		
Two tone SFDF	8	F1 = 14.9 MHz, F2 = 15.6 MHz, Analog inputs at $- 8$ dBFS each		72		dBc

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

# operating characteristics over recommended operating conditions, $AV_{DD} = DV_{DD} = 5 V$ , $DRV_{DD} = 3.3 V$

#### switching specifications

PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
Aperture delay, t <sub>d(A)</sub>			120		ps
Aperture jitter			1		ps RMS
Output delay $t_{d(O)}$ , after falling edge of CLK+	Digital outputs driving a 15 pF load each			13	ns
Pipeline delay t <sub>d</sub> (PIPE)			6.5		CLK Cycle

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .



# THS1240 12-BIT 40 MSPS IF SAMPLING COMMUNICATIONS ANALOG-TO-DIGITAL CONVERTER SLAS279D – JUNE 2000 – REVISED JANUARY 2001

SLAS279D – JUNE 2000 – REVISED JANUARY 200

# definitions of specifications

#### analog bandwidth

The analog input frequency at which the spectral power of the fundamental frequency of a large input signal is reduced by 3 dB.

#### aperture delay

The delay between the 50% point of the rising edge of the clock and the instant at which the analog input is sampled.

#### aperture uncertainity (jitter)

The sample-to-sample variation in aperture delay

#### differential nonlinearity

The deviation of any output code from the ideal width of 1 LSB.

#### integral nonlinearity

The deviation of the transfer function from an end-point adjusted reference line measured in fractions of 1 LSB. Also the integral of the DNL curve.

#### clock pulse width/duty cycle

Pulse width high is the minimum amount of time that the clock pulse should be left in logic 1 state to achieve rated performance; pulse width low is the minimum time clock pulse should be left in low state. At a given clock rate, these specs define acceptable clock duty cycles.

#### offset error

The difference between the analog input voltage at which the ADC output changes from mid-scale to 1 LSB above mid-scale, and the ideal voltage at which this transition should occur.

#### gain error

The difference between the analog input voltage at which the ADC output changes from full-scale to 1 LSB below full scale, and the ideal voltage at which this transition should occur, minus the offset error

Gain Error = 
$$100\%x \frac{2 - (V_{IN+} - V_{IN_-})}{2 V}$$
 @Code 4096

#### total harmonic distortion

The ratio of the power of the fundamental to a given harmonic component reported in dBc.

#### output delay

The delay between the 50% point of the falling edge of the clock and the time when all output data bits are within valid logic levels (not including pipeline delay).

#### signal-to-noise-and distortion (SINAD)

When tested with a single tone, the ratio of the signal power to the sum of the power of all other spectral components, excluding dc, referenced to full scale.

#### signal-to-noise ratio (SNR)

When tested with a single tone, the ratio of the signal power to the sum of the power of all other power spectral components, excluding dc and the first 9 harmonics, referenced to full scale.

## effective number of bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the effective number of bits, using the following formula,

$$\mathsf{ENOB} = \frac{(\mathsf{SINAD} - 1.76)}{6.02}$$

#### spurious-free dynamic range (SFDR)

The ratio of the signal power to the power of the worst spur, excluding dc. The worst spurious component may or may not be a harmonic. The ratio is reported in dBc (that is, degrades as signal levels are lowered).



SLAS279D - JUNE 2000 - REVISED JANUARY 2001









SLAS279D - JUNE 2000 - REVISED JANUARY 2001

# **APPLICATION INFORMATION**

## using the THS1240 references

The option of internal or external reference is provided by allowing for an external connection of the internal reference to the reference inputs. This type of reference selection offers the lowest noise possible by not relying on any active switch to make the selection. Compensating each reference output with a  $1-\mu F$  and  $0.01-\mu F$  chip capacitor is required as shown in Figure 6. The differential analog input range is equal to 2 (VREFOUT+ -VREFOUT-). When using external references, it is best to decouple the reference inputs with a 0.1-uF and  $0.01-\mu$ F chip capacitor as shown in Figure 7.



Figure 6. Internal Reference Usage

Figure 7. External Reference Usage

# using the THS1240 clock input

The THS1240 clock input can be driven with either a differential clock signal or a single ended clock input with little or no difference in performance between the single-ended and differential-input configurations. The common mode of the clock inputs is set internally to  $V_{DD}/2$  using 5-k $\Omega$  resistors (Figure 4).

The THS1240 clock input requires a common mode voltage or dc component of VDD/2. It is possible for the common mode voltage of the clock source to differ from V<sub>DD</sub>/2 by as much as 10% with little or no performance degradation. The clock input should be either a sinewave or a square wave having a 50% duty cycle.

When driven with a single-ended CMOS clock input, it is best to connect the CLK- input to ground with a 0.01 µF capacitor (see Figure 8).



Figure 8. Driving the Clock From a Single-Ended Clock Source



# **APPLICATION INFORMATION**

# using the THS1240 clock input (continued)

If the dc component of the input clock differs from  $V_{DD}/2$  by more than 10%, it is best to connect the CLK+ input to the clock source through a 0.01  $\mu$ F capacitor. In this mode, the converter can operate with a clock having a peak-to-peak voltage of as little as 2 V with little or no performance degradation (see Figure 9).



Figure 9. AC-Coupled Single-Ended Clock Input

The THS1240 clock input can also be driven differentially. If the common mode of the clock input is  $V_{DD}/2$ , then the clock inputs can be driven directly (see Figure 10)



Figure 10. Differential Clock Input

If the clock input is driven differentially with a clock signal having a common mode voltage that is different from  $V_{DD}/2$ , then it is best to connect both clock inputs to the differential input clock signal with 0.01  $\mu$ F capacitors (see Figure 11). The differential input swing can vary between 2 V and 5 V with little or no performance degradation.



Figure 11. AC-Coupled Differential Clock Input



SLAS279D - JUNE 2000 - REVISED JANUARY 2001

# APPLICATION INFORMATION

# using the analog input

The THS1240 obtains optimum performance when the analog signal inputs are driven differentially. The circuit below shows the optimum configuration, see Figure 12. The signal is fed to the primary of an RF transformer. Since the input signal must be biased around the common mode voltage of the internal circuitry, the common mode (V<sub>CM</sub>) reference from the THS1240 is connected to the center-tap of the secondary. To ensure a steady low noise V<sub>CM</sub> reference, the best performance is obtained when the V<sub>CM</sub> output is connected to ground with a 0.1-µF and 0.01-µF low inductance capacitor.



#### Figure 12. Driving the THS1240 Analog Input With Impedance Matched Transmission Line

When it is necessary to buffer or apply a gain to the incoming analog signal, it is also possible to combine a single-ended amplifier with an RF transformer as shown in Figure 13. For this application, a wide-band current mode feedback amplifier such as the THS3001 is best. The noninverting input to the operational amplifier is terminated with a resistor having an impedance equal to the characteristic impedance of the trace that sources the IF input signal. The single-ended output allows the use of standard passive filters between the amplifier output and the primary. In this case, the SFDR of the operational amplifier is not as critical as that of the A/D converter. While harmonics generated from within the A/D converter fold back into the first Nyquist zone, harmonics generated externally in the operational amplifier can be filtered out with passive filters.



Figure 13. IF Input Buffered With THS3001 Operational Amplifier



# APPLICATION INFORMATION

## digital outputs

The digital outputs are in 2s complement format and can drive either TTL, 3-V CMOS, or 5-V CMOS logic. The digital output high voltage level is equal to  $DRV_{DD}$ . Table 1 shows the value of the digital output bits for full scale analog input voltage, midrange analog input voltage, and negative full scale input voltage. To reduce capacitive loading, each digital output of the THS1240 should drive only one digital input. The CMOS output drivers are capable of handling up to a 15-pF load. For better SNR performance, use 3.3 V for DRV<sub>DD</sub>. Resistors of 200  $\Omega$  in series with the digital output can be used for optimizing SNR performance.

ANALO	G INPUT	TD11		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			
V <sub>IN+</sub>	V <sub>IN</sub> _	<b>D</b> 11	ווס	ווס	ווט	D10	09	00	01	00	03	04	03			00
V <sub>ref+</sub>	V <sub>ref-</sub>	0	1	1	1	1	1	1	1	1	1	1	1			
VCM	VCM	0	0	0	0	0	0	0	0	0	0	0	0			
V <sub>ref-</sub>	V <sub>ref+</sub>	1	0	0	0	0	0	0	0	0	0	0	0			

Table 1. Digital Outputs
--------------------------

#### power supplies

Best performance is obtained when  $AV_{DD}$  is kept separate from  $DV_{DD}$ . Regulated or linear supplies, as opposed to switched power supplies, must be used to minimize supply noise. It is also recommended to partition the analog and digital components on the board in such a way that the analog supply plane does not overlap with the digital supply plane in order to limit dielectric coupling between the different supplies.

#### package

The THS1240 is packaged in a small 48-pin quad flat-pack PowerPAD<sup>™</sup> package. The die of the THS1240 is bonded directly to copper alloy plate which is exposed on the bottom of the package. Although, the PowerPAD<sup>™</sup> provides superior heat dissipation when soldered to a ground land, it is not necessary to solder the bottom of the PowerPAD<sup>™</sup> to anything in order to achieve minimum performance levels indicated in this specification over the full recommended operating temperature range.

Only if the device is to be used at ambient temperatures above the recommended operating temperatures, use of the PowerPAD<sup>™</sup> is suggested.

The copper alloy plate or PowerPAD<sup>™</sup> is exposed on the bottom of the device package for a direct solder attachment to a PCB land or conductive pad. The land dimensions should have minimum dimensions equal to the package dimensions minus 2 mm, see Figure 14.

For a multilayer circuit board, a second land having dimensions equal to or greater than the land to which the device is soldered should be placed on the back of the circuit board (see Figure 15). A total of 9 thermal vias or plated through-holes should be used to connect the two lands to a ground plane (buried or otherwise) having a minimum total area of 3 inches square in 1 oz. copper. For the THS1240 package, the thermal via centers should be spaced at a minimum of 1 mm. The ground plane need not be directly under or centered around the device footprint if a wide ground plane thermal run having a width on the order of the device is used to channel the heat from the vias to the larger portion of the ground plane. The THS1240 package has a standoff of 0.19 mm or 7.5 mils. In order to apply the proper amount of solder paste to the land, a solder paste stencil with a 6 mils thickness is recommended for this device. Too thin a stencil may lead to an inadequate connection to the land. Too thick a stencil may lead to beading of solder in the vicinity of the pins which may lead to shorts. For more information, refer to Texas Instruments literature number SLMA002 *PowerPAD*<sup>™</sup> *Thermally Enhanced Package*.

PowerPAD is a trademark of Texas Instruments.



SLAS279D - JUNE 2000 - REVISED JANUARY 2001

**APPLICATION INFORMATION** 

# package (continued)



Figure 14. Thermal Land (top view)



Figure 15. Top and Bottom Thermal Lands With Plated Through Holes (side view)















SLAS279D – JUNE 2000 – REVISED JANUARY 2001

# **TYPICAL CHARACTERISTICS**





D





SLAS279D – JUNE 2000 – REVISED JANUARY 2001









SLAS279D - JUNE 2000 - REVISED JANUARY 2001

**MECHANICAL DATA** 

PHP (S-PQFP-G48)

PowerPAD<sup>™</sup> PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated