28-PIN TSSOP/SOIC PACKAGE

SLAS243A - NOVEMBER 1999 - REVISED JANUARY 2000

10-Bit Resolution 30 MSPS **Analog-to-Digital Converter:** 

Configurable Input: Single-Ended or **Differential** 

Differential Nonlinearity: ±0.3 LSB

Signal-to-Noise: 57 dB

Spurious Free Dynamic Range: 60 dB Adjustable Internal Voltage Reference

**Out-of-Range Indicator** 

**Power-Down Mode** 

Pin Compatible with TLC876

#### description

The THS1030 is a CMOS, low power, 10-bit, 30 MSPS analog-to-digital converter (ADC) that can operate with a supply range from 2.7 V to 3.3 V. The THS1030 has been designed to give circuit developers more flexibility. The analog input to the

(TOP VIEW) AGND [ 28 AV<sub>DD</sub> 27 | AIN DV<sub>DD</sub> 1/2 1/00 ▮ 3 26 VRFF 25 REFBS 1/02 5 24 REFBF I/O3 **∏** 6 23 MODE 1/04 17 22 REFTF I/O5 **∏** 8 21 TREFTS 20 876M 1/06 ¶ 9 I/O7 **1** 10 19 AGND I/O8 **1** 11 18 REFSENSE 17 STBY OVR **1** 13 16**∏** OE 14 15 \ CLK DGND [

THS1030 can be either single-ended or differential. The THS1030 provides a wide selection of voltage references to match the user's design requirements. For more design flexibility, the internal reference can be bypassed to use an external reference to suit the dc accuracy and temperature drift requirements of the application. The out-of-range output is used to monitor any out-of-range condition in THS1030s input range.

The speed, resolution, and single-supply operation of the THS1030 are suited for applications in STB, video, multimedia, imaging, high-speed acquisition, and communications. The speed and resolution ideally suit charge-couple device (CCD) input systems such as color scanners, digital copiers, digital cameras, and camcorders. A wide input voltage range between REFBS and REFTS allows the THS1030 to be applied in both imaging and communications systems.

The THS1030I is characterized for operation from -40°C to 85°C

#### **AVAILABLE OPTIONS**

т.	PACKAGED DEVICES				
TA	28-TSSOP (PW)	28-SOIC (DW)			
0°C to 70°C	THS1030CPW	THS1030CDW			
-40°C to 85°C	THS1030IPW	THS1030IDW			




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TI is a trademark of Texas Instruments Incorporated.



# functional block diagram





# **Terminal Functions**

TERMIN	NAL	T	
NAME	NO.	1/0	DESCRIPTION
AGND	1, 19	ı	Analog ground
AIN	27	ı	Analog input
$AV_{DD}$	28	I	Analog supply
CLK	15	ı	Clock input
DGND	14	ı	Digital ground
$DV_{DD}$	2	1	Digital driver supply
I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 I/O8 I/O9	3 4 5 6 7 8 9 10 11 12	I/O	Digital I/O bit 0 (LSB) Digital I/O bit 1 Digital I/O bit 2 Digital I/O bit 3 Digital I/O bit 4 Digital I/O bit 5 Digital I/O bit 6 Digital I/O bit 7 Digital I/O bit 8 Digital I/O bit 9 (MSB)
MODE	23	I	Mode input
ŌĒ	16	I	HI to the 3-state data bus, LO to enable the data bus
OVR	13	0	Out-of-range indicator
REFBS	25	I	Reference bottom sense
REFBF	24	I	Reference bottom decoupling
REFSENSE	18	I	Reference sense
REFTF	22	I	Reference top decoupling
REFTS	21	1	Reference top sense
STBY	17	I	HI = power down mode, LO = normal operation mode
V <sub>REF</sub>	26	I/O	Internal and external reference for ADC
876M	20	I	HI = THS1030 mode, LO = TLC876 mode (see section 4 for TLC876 mode)



# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage: AV <sub>DD</sub> to AGND, DV <sub>DD</sub> to DGND	0.3 to 6.5 V
AGND to DGND	0.3 to 0.3 V
AV <sub>DD</sub> to DV <sub>DD</sub>	6.5 to 6.5 V
Mode input MODE to AGND	
Reference voltage input range REFTF, REFTB, REFTS, REFBS to AGND	$-0.3$ to AV <sub>DD</sub> + 0.3 V
Analog input voltage range AIN to AGND	$-0.3$ to AV <sub>DD</sub> + 0.3 V
Reference input V <sub>REF</sub> to AGND	$-0.3$ to AV <sub>DD</sub> + 0.3 V
Reference output V <sub>REF</sub> to AGND	$-0.3$ to AV <sub>DD</sub> + 0.3 V
Clock input CLK to AGND	$-0.3$ to AV <sub>DD</sub> + 0.3 V
Digital input to DGND	$-0.3$ to DV <sub>DD</sub> + 0.3 V
Digital output to DGND	$-0.3$ to DV <sub>DD</sub> + 0.3 V
Operating junction temperature range, T <sub>J</sub>	0°C to 150°C
Storage temperature range, T <sub>STG</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 in) from case for 10 seconds	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

#### digital inputs

	MIN	NOM	MAX	UNIT
High-level input voltage, V <sub>IH</sub>	2.4			V
Low-level input voltage, V <sub>IL</sub>		0.2	2 x DV <sub>DD</sub>	V

#### analog inputs

	MIN	NOM MAX	UNIT
Analog input voltage, V <sub>I(AIN)</sub>	REFBS	REFTS	V
Reference input voltage, V <sub>I(VREF)</sub>	1	2	V
Reference input voltage, V <sub>I(REFTS)</sub>	1	AVDD	V
Reference input voltage, VI(REFBS)	0	AV <sub>DD</sub> -1	V

# power supply

			MIN	NOM	MAX	UNIT
Supply voltage	Maximum sampling rate = 30 MSPS	$AV_{DD}$	2.7	3	5.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Supply voltage	Maximum sampling rate = 30 MSFS	$DV_{DD}$	2.7	3	5.5	v

# REFTS, REFBS reference voltages (MODE = AV<sub>DD</sub>)

	PARAMETER	MIN	NOM	MAX	UNIT
REFTS	Reference input voltage (top)	1		$AV_{DD}$	V
REFBS	Reference input voltage (bottom)	0		AV <sub>DD</sub> -1	V
	Differential input (REFTS – REFBS)	1		2	V
	Switched input capacitance on REFTS		0.5		pF

#### sampling rate and resolution

PARAMETER	MIN	NOM	MAX	UNIT
Fs	5		30	MSPS
Resolution		10		Bits



SLAS243A - NOVEMBER 1999 - REVISED JANUARY 2000

electrical characteristics over recommended operating conditions, AV $_{DD}$  = 3 V, DV $_{DD}$  = 3 V, Fs = 30 MSPS/50% duty cycle, MODE = AV $_{DD}$ , 2 V input span from 0.5 V to 2.5 V, external reference, T $_{A}$  = -40°C to 85°C (unless otherwise noted)

#### analog inputs

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>I(AIN)</sub>	Analog input voltage	REFBS		REFTS	V
Cl	Switched input capacitance		1.2		pF
FPBW	Full power BW (–3 dB)		150		MHz
	DC leakage current (input = ±FS)		60		μΑ

#### **VREF** reference voltages

PARAMETER	MIN	TYP	MAX	UNIT
Internal 1 V reference (REFSENSE = V <sub>REF</sub> )	0.95	1	1.05	V
Internal 2 V reference (REFSENSE = AVSS)	1.90	2	2.10	V
External reference (REFSENSE = AV <sub>DD</sub> )	1		2	V
Reference input resistance		18		kΩ

# REFTF, REFBF reference voltages

,						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Differential input (REFTF – REFBF)			1		2	V
Input common mode (REFTF + REFBF)/2		$AV_{DD} = 3 V$	1.3	1.5	1.7	V
put confinion finade (REFTF + REFDF)/2		$AV_{DD} = 5 V$	2	2.5	3	٧
REFTF (MODE = AV <sub>DD</sub> )	V2== - 1 V	$AV_{DD} = 3 V$		2		V
	V <sub>REF</sub> = 1 V	$AV_{DD} = 5 V$		3		V
	V=== 2.V	$AV_{DD} = 3 V$		2.5		V
	V <sub>REF</sub> = 2 V	$AV_{DD} = 5 V$		3.5		V
	\/1\/	$AV_{DD} = 3 V$		1		V
DEEDE (MODE AV )	V <sub>REF</sub> = 1 V	$AV_{DD} = 5 V$		0.5		V
REFBF (MODE = AV <sub>DD</sub> )	V==== 2.V	$AV_{DD} = 3 V$		2		V
	V <sub>REF</sub> = 2 V	$AV_{DD} = 5 V$		1.5		V
Input resistance between REFTF and REFBF				600		Ω

# dc accuracy

	PARAMETER	MIN	TYP	MAX	UNIT
INL	Integral nonlinearity		±1	±2	LSB
DNL	Differential nonlinearity		±0.3	±1	LSB
	Offset error		0.4	1.4	%FSR
	Gain error		1.4	3.5	%FSR
	Missing code	No missing code assured			ured



electrical characteristics over recommended operating conditions,  $AV_{DD} = 3 \text{ V}$ ,  $DV_{DD} = 3 \text{ V}$ , Fs = 30 MSPS/50% duty cycle, MODE =  $AV_{DD}$ , 2 V input span from 0.5 V to 2.5 V, external reference,  $T_A = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted) (continued)

# dynamic performance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
ENOB		f = 3.5 MHz	8.4	9				
	Effective number of bits	f = 3.5 MHz, AV <sub>DD</sub> = 5 V		9		Dito		
		f = 15 MHz, 3 V		7.8		Bits		
		f = 15 MHz, AV <sub>DD</sub> = 5 V		7.7				
SFDR		f = 3.5 MHz	56	60.6				
	Churinus fron dunamia rango	f = 3.5 MHz, AV <sub>DD</sub> = 5 V		64.6		dB		
	Spurious free dynamic range	f = 15 MHz		48.5				
		f = 15 MHz, AV <sub>DD</sub> = 5 V		53				
	Total harmonic distortion	f = 3.5 MHz		-60	-56			
THD		f = 3.5 MHz, AV <sub>DD</sub> = 5 V		-66.9		dB		
		f = 15 MHz		-47.5				
		f = 15 MHz, AV <sub>DD</sub> = 5 V		-53.1				
SNR		f = 3.5 MHz	53	57		dB		
	Cignal to paige	f = 3.5 MHz, AV <sub>DD</sub> = 5 V		56		ub		
	Signal-to-noise	f = 15 MHz	53.1					
		f = 15 MHz, AV <sub>DD</sub> = 5 V		49.4				
SINAD		f = 3.5 MHz	52.5	56				
	Signal to paige and distartion	f = 3.5 MHz, AV <sub>DD</sub> = 5 V		56	56	dB		
	Signal-to-noise and distortion	f = 15 MHz		48.6		uB		
		f = 15 MHz, AV <sub>DD</sub> = 5 V		48.1		1		

# clock


	PARAMETER	MIN	TYP	MAX	UNIT
t(CK)	Clock period	33			ns
t(CKH)	Pulse duration, clock high	15	16.5		ns
t(CKL)	Pulse duration, clock low	15	16.5		ns
td	Clock to data valid			20	ns
	Pipeline latency		3		Cycles
t(ap)	Aperture delay		4		ns
	Aperture uncertainty (jitter)		2		ps

# power supply

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ICC	Operating supply current	$AV_{DD} = DV_{DD} = 3 \text{ V, MODE} = AGND}$		29	40	mA
PD	Power dissipation	$AV_{DD} = DV_{DD} = 3 V$		87	120	mW
	Power dissipation	$AV_{DD} = DV_{DD} = 5 V$				11100
P <sub>D</sub> (STBY)	Standby power	$AV_{DD} = DV_{DD} = 3 \text{ V, MODE} = AGND$		3	5	mW



# PARAMETER MEASUREMENT INFORMATION



NOTE A: All timing measurements are based on 50% of edge transition.

**Figure 1. Digital Output Timing Diagram** 



# POWER vs SAMPLING FREQUENCY




Figure 2

#### **EFFECTIVE NUMBER OF BITS**

TEMPERATURE




Figure 3



# EFFECTIVE NUMBER OF BITS




Figure 4

# **EFFECTIVE NUMBER OF BITS**

٧S **FREQUENCY** 10.0 **Effective Number of Bits** 9.5 9.0 8.5 8.0  $AV_{DD} = 5 V$ DV<sub>DD</sub> = 3 V F<sub>in</sub> = 3.5 MHz 7.5  $T_A = 25^{\circ}C$ 7 5 10 25 30

Figure 5

 $f_S$  - Sampling Clock - MSPS



# **EFFECTIVE NUMBER OF BITS**




Figure 6

# **DIFFERENTIAL NONLINEARITY**

**INPUT CODE** DNL - Differential Nonlinearity - LSB 1.00  $AV_{DD} = 3 V$ 0.80  $DV_{DD} = 3 V$ 0.60  $F_S = 30 \text{ MSPS}$ 0.40 0.20 -0.00 -0.20 -0.40-0.60 -0.80-1.00 0 128 256 384 512 640 768 896 1024 Input Code

Figure 7



# INTEGRAL NONLINEARITY





Figure 8





SLAS243A - NOVEMBER 1999 - REVISED JANUARY 2000

#### PRINCIPLES OF OPERATION

**Table 1. Mode Selection** 

MODES	ANALOG INPUT	INPUT SPAN	MODE PIN	REFSENSE PIN	VREF PIN	REFTS PIN	REFBS PIN	FIGURE
	AIN	1 V	$AV_{DD}$		Short together		AGND	7, 14
	AIN	2 V	$AV_{DD}$	AGND	Short	together	AGND	8, 15
Top/bottom	AIN	1+R <sub>a</sub> /R <sub>b</sub>	$AV_{DD}$	Mid R <sub>a</sub> & R <sub>b</sub>	Short tog	ether to R <sub>a</sub>	AGND	9, 14, 15
	AIN	External VREF	AV <sub>DD</sub>	AV <sub>DD</sub>	NC	NC	AGND	10, 14, 15
	AIN	1 V	AV <sub>DD</sub> /2	Short to	gether		7, 13	
Contor onon	AIN	2 V	AV <sub>DD</sub> /2	AGND	NC	Short together	8, 13	
Center span	AIN	1+R <sub>a</sub> /R <sub>b</sub>	AV <sub>DD</sub> /2	Mid R <sub>a</sub> & R <sub>b</sub>	Ra	mode v	9, 13	
	AIN	VREF	AV <sub>DD</sub> /2	$AV_{DD}$	External		10, 13	
External reference	AIN	2 V max	AGND	See Note 1	See Note 1	Voltage within supply (REFTS–REBS) = 2 V max		11, 12
	AIN is input 1 REFTS &	1 V	AV <sub>DD</sub>	Short together				
Differential input	REFBS are shorted	2 V	AV <sub>DD</sub>	AGND	NC	Short together AV <sub>DD</sub> /2		16
	together for input 2	VREF	AV <sub>DD</sub>	AV <sub>DD</sub>	External			

NOTE 1: In external reference mode,  $V_{\mbox{REF}}$  can be available for external use with CENTER SPAN set-up.

# reference operations

# **V<sub>REF</sub>-pin** reference

The voltage reference sources on the  $V_{\mbox{\scriptsize REF}}$  pin are controlled by the REFSENSE pin as shown in Table 2.

Table 2.  $V_{\mbox{\scriptsize REF}}$  Reference Selection

REFSENSE	V <sub>REF</sub>
AGND	2 V
AV <sub>DD</sub>	The internal reference is disabled and an external reference should be connected to VREF pin.
Short to V <sub>REF</sub>	1 V
Connect to R <sub>a</sub> /R <sub>b</sub>	1+R <sub>a</sub> /R <sub>b</sub>

• 1-V reference: The internal reference may be set to 1 V by connecting REFSENSE to V<sub>REF</sub>.



# **V<sub>REF</sub>-pin** reference (continued)




Figure 10. V<sub>REF</sub> 1-V Reference Mode

• 2-V reference: The internal reference may be set to 2 V by connecting REFSENSE to AGND.




Figure 11. V<sub>REF</sub> 2-V Reference Mode

• External divider: The internal reference can be set to a voltage between 1 V and 2 V by adding external resistors.



# **V<sub>REF</sub>-pin** reference (continued)




Figure 12. V<sub>REF</sub> External-Divider Reference Mode

• External reference: The internal reference may be overridden by using an external reference. This condition is met by connecting REFSENSE to AV<sub>DD</sub> and an external reference circuit to the V<sub>REF</sub> pin.




Figure 13.  $V_{\mbox{\scriptsize REF}}$  External Reference Mode



#### **ADC** reference

The MODE pin is used to select the reference source for the ADC.

- Internal ADC Reference: Connect the MODE pin to AV<sub>DD</sub> to use the reference source for ADC generated
  on the V<sub>REF</sub> pin. (See V<sub>REF</sub> REFERENCE described in Table 2) such that (REFTF–REFBF) = V<sub>REF</sub> and
  (REFTF+REFBF)/2 is set to a voltage for optimum operation of the ADC (near AV<sub>DD</sub>/2).
- External ADC Reference: To supply an external reference source to the ADC, connect the MODE pin to AGND. An external reference source should be connected to REFTF/REFTS and REFBF/REFBS.
   MODE = AGND closes internal switches to allow a Kelvin connection through REFTS/REFBS, and disables the on-chip amplifiers which drive on to the ADC references. Differential input is not supported

# analog input mode

#### single-ended input

The single-ended input can be configured to work with either an external ADC reference or internal ADC reference.

External ADC Reference Mode: A single-ended analog input is accepted at the AIN pin where the input signal is bounded by the voltages on the REFTS and REFBS pins. Figure 14 shows an example of applying external reference to REFTS and REFBS pins in which REFTS is connected to the low-impedance 2-V source and REFBS is connected to the low-impedance 2-V source. REFTS and REFBS may be driven to any voltage within the supply as long as the difference (REFTS – REFBS) is between 1 V and 2 V as specified in Table 2. Figure 15 shows an example of an external reference using a Kelvin connection to eliminate line voltage drop errors.




Figure 14. External ADC Reference Mode



#### SLAS243A - NOVEMBER 1999 - REVISED JANUARY 2000

#### PRINCIPLES OF OPERATION

# single-ended input (continued)




Figure 15. Kelvin Connection With External ADC Reference Mode

Internal ADC Reference Mode With External Input Common Mode: The input common mode is supplied
to pins REFTS and REFBS while connected together. The input signal should be centered around this
common mode with peak-to-peak input equal to the voltage on the V<sub>REF</sub> pin. Input can be either dc-coupled
or ac-coupled to the same common mode voltage (see Figure 16) or any other voltage within the input
voltage range.



# single-ended input (continued)




Figure 16. External Input Common Mode

 Internal ADC Reference Mode With Common Mode Input V<sub>REF/2</sub>: The input common mode is set to V<sub>REF</sub>/2 by connecting REFTS to V<sub>REF</sub> and REFBS to AV<sub>SS</sub>. The input signal at AIN will swing between V<sub>REF</sub> and AV<sub>SS</sub>.




Figure 17. Common Mode Input V<sub>REF</sub>/2 With 1-V Internal Reference



# single-ended input (continued)




Figure 18. Common Mode Input V<sub>REF</sub>/2 With 2-V Internal Reference

# differential input

In this mode, the first differential input is applied to the AIN pin and the second differential input is applied to the common point where REFTS and REFBS are tied together. The common mode of the input should be set to  $AV_{DD}/2$  as shown in Figure 19. The maximum magnitude of the differential input signal should be equal to  $V_{REF}$ .




Figure 19. Differential Input



# digital input mode

- **3-State Output:** The digital outputs can be set to high-impedance state by applying a LO logic to the OE pin.
- **Power Down:** The whole device will power down by applying a HI logic to the STBY pin. The ADC will wake up in 400 ns after the pin STBY is reset.

#### TLC876 mode

The THS1030 is pin compatible with the TI TLC876 and thus enables users of TLC876 to upgrade to higher speed by dropping the THS1030 into their sockets. Floating the MODE pin effectively puts the THS1030 into 876 mode using the external ADC reference. The REFSENSE pin will be connected to  $DV_{DD}$  by the TLC876 socket. In the TLC876/AD876 mode, the pipeline latency will be switched to 3.5 cycles to match TLC876/AD876 specifications.




SLAS243A - NOVEMBER 1999 - REVISED JANUARY 2000

#### **MECHANICAL DATA**

# PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153




#### **MECHANICAL DATA**

# DW (R-PDSO-G\*\*)

# 16 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated