

FDZ291P

P-Channel 1.5 V Specified PowerTrench® BGA MOSFET

General Description

Combining Fairchild's advanced 1.5V specified PowerTrench process with state of the art BGA packaging, the FDZ291P minimizes both PCB space and $R_{\rm DS(ON)}$. This BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultralow profile packaging, low gate charge, and low $R_{\rm DS(ON)}$.


Applications


- · Battery management
- · Load switch
- · Battery protection


Features

 $\begin{array}{ll} \bullet & -4.6 \text{ A}, -20 \text{ V} & R_{DS(ON)} = 40 \text{ m}\Omega \textcircled{@} \text{ V}_{GS} = -4.5 \text{ V} \\ R_{DS(ON)} = 60 \text{ m}\Omega \textcircled{@} \text{ V}_{GS} = -2.5 \text{ V} \\ R_{DS(ON)} = 160 \text{ m}\Omega \textcircled{@} \text{ V}_{GS} = -1.5 \text{ V} \\ \end{array}$

- Occupies only 2.25 mm² of PCB area.
 Less than 50% of the area of a SSOT-6
- Ultra-thin package: less than 0.85 mm height when mounted to PCB
- Outstanding thermal transfer characteristics: 4 times better than SSOT-6
- Ultra-low Q_g x R_{DS(ON)} figure-of-merit
- High power and current handling capability.







Bottom

Top

Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		-20	V
V _{GSS}	Gate-Source Voltage		±8	V
I _D	Drain Current - Continuous	(Note 1a)	-4.6	A
	- Pulsed		-10	
P _D	Power Dissipation for Single Operation	(Note 1a)	1.7	W
T_J, T_{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	72	°C/W
R _{eJC}	Thermal Resistance, Junction-to-Case	(Note 1a)	2	

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
D	FDZ291P	13"	8mm	10000 units

©2006 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$	-20			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$, Referenced to 25°C		-12		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			-1	μΑ
GSS	Gate-Body Leakage.	$V_{GS} = \pm 8 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			±100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = -250 \mu A$	-0.4	-0.7	-1.0	V
$\Delta V_{GS(th)}$ ΔT_J	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$, Referenced to 25°C		2		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$\label{eq:VGS} \begin{array}{l} V_{GS} = -4.5 \ V, I_D = -4.6 \ A \\ V_{GS} = -2.5 \ V, I_D = -3.6 \ A \\ V_{GS} = -1.5 \ V, I_D = -1.0 \ A \\ V_{GS} = -4.5 \ V, I_D = -4.6 \ A, \ T_J = 125 ^{\circ} C \end{array}$		31 43 85 42	40 60 160 55	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-10			Α
g _{FS}	Forward Transconductance	$V_{DS} = -5 \text{ V}, \qquad I_{D} = -4.6 \text{ A}$		16		S
Dvnamic	Characteristics				•	
C _{iss}	Input Capacitance	$V_{DS} = -10 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		1010		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		160		pF
C _{rss}	Reverse Transfer Capacitance			80		pF
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -10 \text{ V}, \qquad I_{D} = -1 \text{ A},$		11	19	ns
t _r	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$		9	18	ns
d(off)	Turn-Off Delay Time			36	58	ns
t _f	Turn-Off Fall Time	1		16	29	ns
Q _g	Total Gate Charge	$V_{DS} = -10V$, $I_{D} = -4.6 A$,		9	13	nC
Q _g Q _{gs}		$\begin{array}{c} V_{DS} = -10V, & I_D = -4.6\;A, \\ V_{GS} = -4.5\;V & \end{array}$		9	13	
Q _{gs}	Total Gate Charge				13	nC
Q _{gs}	Total Gate Charge Gate-Source Charge	$V_{GS} = -4.5 \text{ V}$		1.6	13	nC nC
Q _{gs} Q _{gd} Drain–So	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{GS} = -4.5 V and Maximum Ratings		1.6	13	nC nC
Q _{gs} Q _{gd} Drain–S 0	Total Gate Charge Gate-Source Charge Gate-Drain Charge Durce Diode Characteristics	V _{GS} = -4.5 V and Maximum Ratings		1.6		nC nC nC
Q _{gs}	Total Gate Charge Gate–Source Charge Gate–Drain Charge Durce Diode Characteristics Maximum Continuous Drain–Source Drain–Source Diode Forward	and Maximum Ratings e Diode Forward Current		1.6	-1.4	nC nC nC

Notes:

1. R_{BJA} is determined with the device mounted on a 1 in² 2 oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball, R_{BJB}, is defined for reference. For R_{BJC}, the thermal reference point for the case is defined as the top surface of the copper chip carrier. R_{BJC} and R_{BJB} are guaranteed by design while R_{BJA} is determined by the user's board design.



72°C/W when mounted on a 1in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB



157 °C/W when mounted on a minimum pad of 2 oz copper

Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.






Figure 11. Transient Thermal Response Curve.


Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

Dimensional Pad and Layout







LAND PATTERN RECOMMENDATION









NOTES: UNLESS OTHERWISE SPECIFIED

- ALL DIMENSIONS ARE IN MILLIMETERS. NO JEDEC REGISTRATION REFERENCE AS OF SEPTEMBER 2003.
- BALL/STUD CONFIGURATION TABLE

TERMINAL ID	DESIGNATION	TERMINAL TYPE
C1,C2,C3	DRAIN	COPPER STUD
A1	GATE	BALL
A2,A3,B1,B2,B3	SOURCE	BALL

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ PowerSaver™ **FAST®** ISOPLANAR™ SuperSOT™-6 ActiveArray™ $\mathsf{PowerTrench}^{\circledR}$ SuperSOT™-8 FASTr™ LittleFET™ Bottomless™ $\mathsf{FPS^{\mathsf{TM}}}$ MICROCOUPLER™ QFET[®] SvncFET™ Build it Now™ $MicroFET^{TM}$ QSTM ТСМ™ FRFET™ $\mathsf{TinyLogic}^{\mathbb{B}}$ CoolFET™ MicroPak™ QT Optoelectronics™ GlobalOptoisolator™ TINYOPTO™ $CROSSVOLT^{TM}$ MICROWIRE™ Quiet Series™ GTO™ $\mathsf{DOME^{\mathsf{TM}}}$ RapidConfigure™ TruTranslation™ MSX^{TM} HiSeC™ $\mathsf{UHC^{\mathsf{TM}}}$ $\mathsf{EcoSPARK^{TM}}$ RapidConnect™ $MSXPro^{TM}$ I²CTM $\mathsf{UltraFET}^{\circledR}$ E²CMOSTM OCX^{TM} uSerDes™ i-LoTM ScalarPump™ UniFET™ EnSigna™ OCXPro™ ImpliedDisconnect™ $\mathsf{OPTOLOGIC}^{\circledR}$ SILENT SWITCHER® VCX^{TM} FACT™ IntelliMAXTM OPTOPLANAR™ SMART START™ Wire™ FACT Quiet Series™ PACMANTM SPMTM Across the board. Around the world.™ РОРТМ Stealth™ The Power Franchise® Power247™ SuperFET™ Programmable Active Droop™ SuperSOT™-3 PowerEdge™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I18