Am29833A/Am29853A

Parity Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- High-speed bidirectional bus transceivers for processor organized devices
 - T-R delay = 6 ns typical
 - Ri-Parity delay = 9 ns typical
- Error flag with open-collector output
- Generates odd parity for all-zero protection

GENERAL DESCRIPTION

The Am29833A and Am29853A are high-performance parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 9-bit parity checker/generator. In the transmit mode, data is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the <u>T port</u>, and the data is output at the R port along with an ERR flag showing the result of the parity test.

In the Am29833A, the error flag is clocked and stored in a register which is read at the open-collector ERR output. The CLR input is used to clear the error flag register. In the Am29853A, a latch replaces this register, and the EN and CLR controls are used to pass, store, sample or clear the error flag output. When both output enables

- 200 mV minimum input hysteresis (Commercial) on input data ports
- High drive capability: – 48 mA Commercial IoL
- Higher speed, lower power versions of the Am29833 & Am29853

Advanced

Micro Devices

are disabled in the Am29853A and Am29833A, the parity logic defaults to the transmit mode, so that the ERR pin reflects the parity of the R port.

The output enables, \overline{OER} and \overline{OET} , are used to force the port outputs to the high-impedance state so that other devices can drive bus lines directly. In addition, the user can force a parity error by enabling both \overline{OER} and \overline{OET} simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.

Each of these devices is produced with AMD's proprietary IMOX^M bipolar process, and features typical propagation delays of 6 ns, as well as high-capacitive drive capability.

SIMPLIFIED BLOCK DIAGRAM



BLOCK DIAGRAMS Am29833A



Am29853A



AMD 🎝

CONNECTION DIAGRAMS (Top View)

Am29833A

OER [1•	24	
R₀ [2	23] To
R₁ [з	22] T1
R2 [4	21] T2
R3 [5	20	T 3
R₄ [6	19] T₄
Rs [7	18] T₅
R6 [8	17	Т ₆
R7 🕻	9	16] T ₇
ERR [10	15] Parity
	11	14] OET
GND [12	13] сік

Am29853A



07140-004A

07140-005A

FUNCTION TABLE Am29833A (Register Option)

				Input	S				Out	puts		
OET	OER	CLR	CLK	Ri	Sum of H's of Ri	Ti	Sum of H's (Ti+ Parity)	Ri	Ti	Parity	ERR	Function
	H H H	* * * *	× × × ×	HHLL	ODD EVEN ODD EVEN	NA NA NA	NA NA NA	NA NA NA NA	HHLL	L H L H	NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H H		エエエエ	$\uparrow \uparrow \uparrow \uparrow$	NA NA NA NA	NA NA NA NA	H H L L	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	NA NA NA	ΗLΗL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
X	X	L	х	х	х	х	x	х	X	х	Н	Clear error flag register.
H H	H H	H L	X X	X X	x x	X X	x x	Z Z	Z Z	Z Z	• Н	Both transmitting and receiving paths are disabled.
H H L L L	H H L L L	H H X X X X	← + x x x x		ODD EVEN ODD EVEN ODD EVEN	X X NA NA NA	X X NA NA NA	Z Z NA NA NA	Z Z H H L L	Z Z H L H L	H L NA NA NA	Parity logic defaults to transmit mode. Forced-error checking.

H = HIGH

2

Z = High Impedance NA= Not Applicable

L = LOW

 \uparrow = LOW-to-HIGH Transition

X = Don't Care

* = Store the State of the Last Receive Cycle ODD = Odd Number

EVEN= Even Number

i = 0, 1, 2, 3, 4, 5, 6, 7

FUNCTION TABLE Am29853A (Latch Option)

Inputs					<u> </u>	Out	tputs					
OET	OER	CLR	EN	Ri	Sum of H's of Ri	Ti	Sum of H's (Ti + Parity)	Ri	Ti	Parity	ERR	Function
	тттт	x x x x	× × × ×	H H L L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA	H H L L	L H L H	NA NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H	L L L	L L L	L L L	NA NA NA NA	NA NA NA NA	H H L L	ODD EVEN ODD EVEN	H H L L	NA NA NA NA	NA NA NA NA	H L H L	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
H H H H H	L L L	H H H	L L L	NA NA NA	NA NA NA	H L L	ODD EVEN ODD EVEN	H H L L	NA NA NA	NA NA NA	H L H L	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
н	L	Н	н	NA	NA	x	X	х	NA	NA	*	Store the state of error flag latch.
X	Х	L	Н	Х	<u>_</u> X	Х	X	X	NA	NA	н	Clear error flag latch.
H H H H	H H H H	H L X X	H H L L	X X L H	X X ODD EVEN	X X X X	× × ×	Z Z Z Z	Z Z Z Z	Z Z Z Z	• H H L	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
	L L L	X X X X	x x x x	H H L L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L L	H L H L	NA NA NA NA	Forced-error checking.

H = HIGH

Z= High Impedance

L = LOW

NA= Not Applicable

1 = LOW-to-HIGH Transition

X = Don't Care

*= Store the State of the Last Receive Cycle ODD = Odd Number

EVEN= Even Number

i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLES Error Flag Output Am29833A

Inp	Inputs		ts Internal Outputs to Device Pre-state		
CLR	CLK	Point "P"	ERR _{n-1}	ERR	Function
н	Ť	н	н	Н	
н	Ŷ	x	L	L	Sample (1's Capture)
Н	↑	L	x	Ĺ	1 (
L	X	X	X	Н	Clear

Note:

 $\overline{\text{OET}}$ is HIGH and $\overline{\text{OER}}$ is LOW.

Am29853A

Ing	Inputs		Internal Outputs to Device Pre-state		
ĒŇ	CLR	Point "P"	ERR _{n-1}	ERR	Function
L	L	L	x	L	
<u>L</u>	L	н	x	н	Pass
L	н	L	X	L	
L	н	х	L	L	Sample (1's Capture)
L	н	н	н	н	
Н	LL	х	X	н	Clear
н	н	х	L	L	Chara
<u>н</u>	н	х	н	н	Store

Note:

OET is HIGH and OER is LOW.

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number b. Speed Option (if applicable) c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations					
AM29833A	DO				
AM29853A	PC				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

PIN DESCRIPTION Am29833A/Am29853A OER

Output Enable Receive (Input, Active LOW)

When LOW in conjunction with OET HIGH, the devices are in the Receive mode (Ri are outputs, Ti and Parity are inputs).

OET

Output Enable Transmit (Input, Active LOW)

When LOW in conjunction with OER HIGH, the devices are in the Transmit mode (Ri are inputs, Ti and Parity are outputs).

Ri

Receive Port (Input/Output, Three-State)

Ri are the 8-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

Ti

Transmit Port (Input/Output, Three-State)

Ti are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Parity

Parity Flag (Input/Output, Three-State)

In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the Ti and Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Parity bit forces a parity error.

Am29833A Only

ERR

Error Flag (Output, Open Collector)

In the Receive mode, the parity of the Tibits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the register is cleared.

CLR

Clear (Input, Active LOW)

When CLR goes LOW, the Error Flag Register is cleared (ERR goes HIGH).

CLK

Clock (Input, Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

Am29853A Only ERR

Error Flag (Output, Open Collector)

In the Receive mode, the parity of the Tibits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the latch is cleared.

CLR

Clear (Input, Active LOW)

When CLR goes LOW, and EN is HIGH, the Error Flag latch is cleared (ERR goes HIGH).

EN

Latch Enable (Input, Active LOW)

This pin is the latch enable for the Error Flag latch.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	55 to +125°C
Supply Voltage to Ground Potential Continuous	-0.5 V to +7.0 V
DC Voltage Applied to Outputs I	For
High Output State	–0.5 V to +5.5 V
DC Input Voltage	–1.5 V to +6.0 V
DC Output Current, Into Outputs	s 100 mA
DC Input Current	-30 mA to +5.0 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES Commercial (C) Devices

Johnmercial (C) Devices	
Ambient Temperature (TA)	0 to +70°C
Supply Voltage (Vcc)	+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Condition	Min.	Max.	Unit		
Vон	Output HIGH Voltage	Vcc = 4.5 V,	$V_{CC} = 4.5 V$, $I_{OH} = -15 m$.		2.4		
	Except (ERR)	Vin = Vihor Vil		Iон = -24 mA	2.0		V
Vol	Output LOW Voltage	Vcc = 4.5 V,	ERR	loL = 48 mA		0.5	v
		VIN = VIH OR VIL	All Other Outputs	lo∟ = 48 mA		0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all inputs (Note 1)			2.0		V
VIL	Input LOW Voltage	Guaranteed Inp all inputs (Note		0.8	V		
Vi	Input Clamp Voltage	Vcc = 4.5 V, IIN		-1.2	V		
VHYST	Hysteresis for Inputs Ri, Ti				200		mV
Izl	I/O Port LOW Current	Vcc = 5.5 V, VIN		-550	μA		
In_	Input LOW Current	Vcc = 5.5 V, V _{IN} = 0.4 V				-0.5	mA
Iн	Input HIGH Current	Vcc = 5.5 V, VIN = 2.7 V				50	μA
h	Input HIGH Current	$V_{CC} = 5.5 V, V_{IN}$	i = 5.5 V	····		100	μA
lzн	I/O Port HIGH Current	Vcc = 5.5 V, VIN	= 2.7 V			100	μA
Izi	I/O Port HIGH Current	Vcc = 5.5 V, VIN	= 5.5 V			150	μA
lsc	Output Short-Circuit Current	Vcc = 5.5 V, Vo	= 0 V (Not	e 2)	-75	-250	mA
IOFF	Bus Leakage Current	Vcc = 0 V, Vo = 2.9 V				100	μA
lcc	Power Supply Current	Vcc = 5.5 V		Outputs LOW		180	
		Outputs Loaded		Outputs HIGH		155	mA
				Outputs Hi-Z		170	

DC CHARACTERISTICS over operating range unless otherwise specified

Notes:

1. Input thresholds are tested during DC parameter testing, and may be tested in combination with other DC parameters.

2. Not more than one output shorted at a time. Duration of the short-circuit test should not exceed one second.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified

Parameter Symbol	Parameter Description		Test Conditions*	Min.	Max.	Unit
t PLH	Propagation Delay to Ri to Ti	,			10	ns
tPHL	Ti to Ri				10	ns
t PLH		ŕ			15	ns
t PHL	Propagation Delay Ri to Pari	ty			15	ns
tz⊦	Output Enable Time OER, O	ET to Ri, Ti		12		ns
tzi.	and Parity				12	ns
tнz	Output Disable Time OER, O	ET to Ri, Ti		12		ns
tız	and Parity				12	ns
ts	Ti, Parity to CLK Setup Time	(Note 1)	CL = 50 pF	12		ns
tн	Ti, Parity to CLK Hold Time (Note 1)	$R_1 = 500 \Omega$	0		ns
trec	Clear (CLR) to CLK Setup Time (Note 2)		$R_2 = 500 \Omega$	15	ĺ	ns
tрwн		HIGH		7		ns
tpwL	Clock Pulse Width (Note 1)	LOW		7		ns
tew.	Clear Pulse Width	LOW		7		ns
t PHL	Propagation Delay CLK to El	RR (Note 1)			12	ns
t PLH	Propagation Delay CLR to El	R			16	ns
t PLH	Propagation Delay Ti, Parity	to ERR			22	ns
t PHL	(PASS Mode Only) Am29853	ЗA			18	ns
tPLH				-	15	ns
t PHL	Propagation Delay OER to P	arity			15	ns

*See test circuit and waveforms (Chapter 2).

Notes:

1. For Am29853A, replace CLK with $\overline{\text{EN}}$.

2. Not applicable to Am29853A.



1953 G-02

111



~•

1954 6-03

112









Note: For reference only. All dimensions measured in inches. BSC is an ANSI standard for Basic Space Centering.

6-3

Bus Interface Products

CD3024 24-Pin 300-mil Ceramic SKINNYDIP







2

. 6–4

T-90-20

🖿 0257525 0037413 9 🍽 AMD

6–5



28E D