Quad D Register With Standard And Three-State Outputs 29LS18

Features/Benefits

- · Low-power Schottky version of the popular 2918
- · Four standard totem-pole outputs
- Four three-state outputs
- Four D-type flip-flops
- 100% product assurance screening to MIL-STD-883 requirements

PART NUMBER	PACKAGE	TEMPERATURE RANGE
29LS18NC	N16	0°C to +70°C
29LS18JC 🖌	J16	0°C to +70°C
29LS18JM 🛩	J16	-55°C to +125°C
29LS18FM 🖌	F16	+55°C to +125°C

Description

The 29LS18 consists of four D-type flip-flops with a buffered common clock. Information meeting the set-up and hold requirements on the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock.

The same data as on the Q outputs is enabled at the three-state Y outputs when the "output control" (OE) input is LOW. When the OE input is HIGH, the Y outputs are in the high impedance state.

The 29LS18 is a 4-bit, high-speed register intended for use in real-time signal processing systems. The standard outputs are used in a recursive algorithm, and the three-state outputs provide access to a data bus to dump the results after a number of iterations.

The device can also be used as an address register or status register in computers or computer peripherals.

Likewise, the 29LS18 is also useful in certain display applications where the standard outputs can be decoded to drive LED's (or equivalent) and the three-state outputs are bus organized for occasional interrogation of the data as displayed.

Logic Symbol



 $V_{CC} = Pin 16$ GND = Pin 8

Pin Configuration



Logic Diagram



Absolute Maximum Ratings

Absolute muximum maange	
Storage temperature	65°C to +150°C
Temperature (ambient) under bias	−55°C to +125°C
Supply voltage to ground potential continuous	0.5 V to +7.0 V
DC voltage applied to outputs for high output state	$0.5 \text{ V to} + \text{V}_{CC} \text{ max}.$
DC input voltage	0.5 V to +7.0 V
DC output current, into outputs	
DC input current	30mA to +5.0mA

	I Characteristics			TA VCC ⁼	MILITAR = -55° +125°C = 5.0V : N = 4.5	C to : ± 10%	T _A = V _{CC}	MMERC 0°C to = 5.0V N = 4.7	+70% ± 5%		
SYMBOL	L PARAMETER TEST CONDITIONS ¹			X = 5.5	,	M/	X = 5.	25V	UN		
		V _{CC} = MIN	$Q, I_{OH} = -660 \mu A$	2.5	3.4		2.7	3.4			
Vон	Output HIGH voltage	$V_{IN} = V_{IH} \text{ or }$	Y, $I_{OH} = -1.0 \text{mA}$	2.4	3.4				_	۷	
		VII	Y, $I_{OH} = 2.6 \text{mA}$				2.4	3.4			
			$I_{OL} = 4.0 \text{mA}$			0.4			0.4		
VOL.	Output LOW voltage		$I_{OL} = 8.0 \text{mA}$			0.45			0.45	45 V	
· 01		VII	$I_{OL} = 12mA$			0.5	1		0.5		
ViH	Input HIGH level	Guaranteed input logical HIGH voltage for all inputs		2.0			2.0			v	
VIL	Input LOW level	Guaranteed inp LOW voltage fo			0.7			0.8	v		
VI	Input clamp voltage	$V_{CC} = MIN, I_{II}$	N = −18mA			-1.5			-1.5	V	
μL	Input LOW current	$V_{CC} = MAX, V_{IN} = 0.4V$		1		-0.36			-0.36	m/	
ИН	Input HIGH current	$V_{CC} = MAX, V_{IN} = 2.7V$				20			20	μA	
li li	Input HIGH current	V _{CC} = MAX, V	$I_{\rm IN} = 7.0V$			0.1			0.1	m/	
loz	Off-state (high impedance) output current		$\frac{V_{O} = 0.4V}{V_{O} = 2.4V}$			-20 20			-20 20	μ	
ISC	Output short circuit current ³			-15		-85	-15		-85	m/	
	Power supply current ⁴	V _{CC} = MAX			17	28		17	28	m∕	

NOTES: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. ICC is measured with all inputs at 4.5V and all outputs open.

2. Typical limits are at VCC = 5.0V, 25°C ambient and maximum loading.

Switching Characteristics $T_A = +25^{\circ}C$, $V_{CC} = 5.0 V$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
^t PLH	Clock to Qi			18	27	
tPHL				18	27	ns
^t PLH	Clock to Yi (OE LOW)	1		18	27	
^t PHL		i F		18	27	ns
+	Clock Pulse Width	C_ = 15pF	18			
^t pw	HIGH	$R_L = 2.0 k\Omega$	15	· · · -		ns
ts	Data	1 [15			ns
th	Data	1	5.0			ns
^t ZH	OE to Yi	1 1		7.0	11	-
tZL		Γ		8	12	ns
tHZ	OE to Yi	CL = 5.0pF		14	21	
tLZ		$R_L = 2.0 k\Omega$		12	18	ns
fmax	Maximum Clock Frequency1		35	50		MHz

Switching	Characteristics
Over Operatin	na Ranae ²

Over Operating Range ²				COMMERCIAL		$T_A = -55^{\circ}C$ to	
SYMBOL	PARAMETER	TEST CONDITIONS	T _A = 0°C V _{CC} = 5 MIN			25°C 0V ± 10% MAX	UNIT
^t PLH	Clock to Qi			38		45	ns
^t PHL				38		45	113
^t PLH	Clock to Yi (OE LOW)			35		40	ns
tPHL				35		40	1.5
+	Clock Pulse Width	CL = 50pF	20		20		ns
tpw	HIGH	$R_L = 2.0 k\Omega$	20	20	20		
ts	Data		15		15		ns
th	Data		5.0		5.0		ns
tzH	=			15		17	
tzL	OE to Yi			16		17	ns
tHZ	OE to Yi	CL = 5.0pF		27		30	ns
tLZ		$R_L = 2.0k\Omega$		24		30	113
fmax	Maximum Clock Frequency	,1	30				MHz

NOTES: 1. Per industry convention, fmax is the worst case value of the maximum device operating frequency with no constraints on tr, tr, pulse width or duty cycle. 2. AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

MILITARY ----

Functional Table

	INPUTS			OUTPUTS		
ŌE	CLOCK CP	D	a	Y_	NOTES	
н	L	X	NC	Z	_	
н	н	х	NC	Z	-	
н	l †	L	L	Z		
н	1	н	н	Z	-	
L	1	L	L	L		
L	↑	н	н	н		
L	—		L	L	1	
L		-	н	н	1	

L = LOW

NC = No change $\uparrow = LOW to HIGH transition$

H = HIGHX = Don't care

Z = High impedance

Note: 1. When OE is LOW, the Y output will be in the same logic state as the Q output.

Definition of Functional Terms

Data inputs, Di

The four data inputs to the register.

Data outputs, Qi

The four data outputs of the register with standard totem-pole active pull-up outputs. Data is passed non-inverted.

Three-state data outputs, Yi

The four three-state data outputs of the register. When the three-state outputs are enabled, data is passed non-inverted. A HIGH on the "output control" input forces the Y_{j} outputs to the high-impedance state.

Clock, CP

The buffered common clock for the register. Enters data on the LOW-to-HIGH transition.

Output Control, OE

When the \overline{OE} input is HIGH, the Y_i outputs are in the high impedance state. When the \overline{OE} input is LOW, the TRUE register data is present at the Y_i outputs.