Am26123•Am54/74123 Dual Retriggerable Resettable Monostable Multivibrator

inctive Characteristics

tetriggerable 0 to 100% duty cycle.

Ons to ∞ output pulse width range.

m26123 guaranteed pulse width change of less than % over 0°C to +70°C temperature range.

Am26123 autputs immune to noise triggering the monostable at the RC timing nodes.

 100% reliability assurance testing in compliance with MIL-STD-883.

SUNCTIONAL DESCRIPTION

The Am26123 and the Am54/74123 are dual retriggerable esettable monostable multivibrators. The output pulsevidth duration and accuracy are determined by external iming components. The Am26123 is pin compatible with he Am54/74123 but features two major improvements:

- Pulse width stability of ±1% or better is guaranteed over 0°C to +70°C for the Am26123.
- The Am26123 incorporates an output latch which offers immunity to spurious output changes in the quiescent state due to coupling of external noise at the timing capacitor nodes.

n active-LOW A input and an active-HIGH B input are cically coupled in an AND gate on the trigger input of ich device. A LOW on the clear input resets the monostable the normal Q LOW quiescent state regardless of the and 8 inputs.







ORDERING INFORMATION

Am54/74123 Am26123 њĽ THE ST VENT Order Temperature Order ckage Number H1400 Range Number 1 CLEAN ype SN74123N AM26123PC 0°C to +70°C ded DIP 10 10 0°C to +70°C SN74123.J AM26123DC netic DIP <u>–</u>1.3 AM26123XC SN74123X 20 0°C to +70°C Dice –55°C to +125°C SN54123J AM26123DM retic DIP DOCHAN 2 GENT D AM26123FM SN54123W -55°C to +125°C ic Flat Pak 7.78 –55°C to +125°C AM26123XM SN54123X 2 RENT CENTE Dice GNO

4.97

\$2.50

MAXIMUM R **3S** (Above which the useful life may be impaired) Storage Temperature

- is age to the statule	
Temperature (Ambient) Under Bias	-65°C to +150°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-55°C to +125°C
DC Voltage Applied to Outputs for High Output State	-0.5 V to +7 V
DC Input Voltage	-0.5 V to +V _{CC} max.
DC Output Current, Into Outputs	-0.5 V to +5.5 V
DC Input Current	30 mA
	00

-30 mA to +5.0 mA

2

90

à

220

ALC: N

1

2 2

Ì . N-A. . B. . D. .

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unit

Am26123XC, Am26123XM, Parameters	Am54123 TA	C to +70°C i5°C to +125°C	VCC = 5.0	V ± 5% (COM'L) MIN. = V ± 10% (MIL) MIN. =	4.75 V	Unless Otherwi MAX. = 5.25V MAX. = 5.5V	se Noted)
VIH	Descriptio	<u>m</u>	Test	Conditions (Note 1)	Min.	Typ.(Note 2)	Max.	Unit
VIL	Input LOW Voltage				2.0			V
V ₁	Input Clamp Voltage		VCC = MIN., I	- 10 1			0.8	v
VOH	Output HIGH Voltage						-1.5	v
VOL	Output LOW Voltage			OH = -800 µA (Nate 5)	2.4	4.0		v
4	Input Current at Maxi	mum	_	OL = 16mA (Note 5)		0.22	0.4	v
	Input Voltage		VCC = MAX., Vt = 5.5V				1.0	mA
l _{iH} (Note 3)	Input HIGH Current	A or B			+	++		
		Clear	VCC * MAX.,	V ₁ = 2.4 V		5	40	Αщ
41.	Input LOW Current	A or B	V _{CC} = MAX., V _I = 0.4V		+	10	80	
(Note 3)		Clear				-1.0	-1.6	mA
				Am54/74123	+	-2.0	3.2	
Output Short Circuit Current (Note 4)		(Note 4) VCC = MAX. VOUT * 0.0V		-10				
			(Note 5) Am26123			-40 [mA	
ICC	Power Supply Current	+	VCC - MAX. (N	VOUT = 1.0V, TA = 25°C	<u> </u>			_
ates: 1 Eor.co	nditions shown as MIN					46	66	mA

Notes: 1. For conditions shown as MIN. or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are V_{CC} = 5.0 V, 25 °C ambient and maximum loading. 3. Actual input corrents = Unit Load Current x input load factor (See Loading Rules). 4. Not more than one output should be shorted at a time. Duration of the short Circuit test should not exceed one second. 5. Ground Current was to Vor. at D. Vor. at D. Ov. to at D. Current to Rules to Rule

Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
Ground C_{akt} to measure VOH at Q, VOL at Q, OV IOS at Q. C_{akt} is open to measure VOH at Q. VOL at Q, OV IOS at Q. (On the Am26123, the input must be triggered also.)
ICC is measured in the triggered state with 2.4V applied to all clear and B inputs, A inputs grounded, all outputs open, C_{akt} = 0.02µF are B ... = 25µC

Constant (C) is measured (after clearing) with 2:4V applied to all clear and A inputs, B inputs grounded, all outputs open, C_{akt} = 0.02µF, and
Constant (C) is measured (after clearing) with 2:4V applied to all clear and A inputs, B inputs grounded, all outputs open, C_{akt} = 0.02µF, and

Switching Characteristics (T_A = 25°C, V_{CC} = 5.0 V)

4-88

Description	Test Conditions				
AtoQ	rest conditions	Min.	Typ.	Max.	Uni
A to Q	-4		22	33	ns
B to Q			30	40	ns
B to Q	-4		19	28	ns
Clear to Q	-		27	36	ns
Clear to Q			30	40	ns
Minimum Pulse Width Q. Output	CL = 15pF, RL = 400Ω		18	27	ns
			45	65	ns
A or B inputs LOW		40			ns
Clear LOW		40			ns
		40			D16
Pulse Width Q Output		3.08	3.42	3.76	μ ι
Maximum Change of t _{pw} Q Over Temperature Range 0°C to +70°C	C _{ext} = 1000pF, R _{ext} = 10kΩ C _L = 15pF, R _L = 400Ω		±0.5	±1.0	*
	A to Q A to Q B to Q B to Q B to Q Clear to Q Minimum Pulse Width Q Output A or B inputs HIGH A or B inputs LOW Clear LOW Pulse Width Q Output Maximum Change of a	A to Q Inst Conditions A to Q A to Q A to Q B to Q B to Q Clear to Q Clear to Q CL = 15 pF, RL = 400 Ω Minimum Pulse Width Q Output A or B inputs HIGH A or B inputs HIGH Clear LOW Pulse Width Q Output Cext = 1000 pF, Rext = 10 kΩ Clear LOW CL = 15 pF, RL = 400 Ω	A to Q Min. A to Q Min. A to Q Min. A to Q Min. B to Q Min. B to Q Clear to Q Clear to Q Clear to Q Minimum Pulse Width Q Output CL = 15pF, RL = 400 Ω A or B inputs HIGH 40 A or B inputs LOW 40 Clear LOW 40 Pulse Width Q Output Caxt = 1000pF, Rext = 10kΩ Quert Temperature 0 to pw Q Cext = 1000pF, Rext = 10kΩ	A to Q Min. Typ. A to Q 22 A to Q 30 B to Q 19 B to Q 27 Clear to Q Clear to Q Minimum Pulse Width Q Output CL = 15pF, RL = 400Ω A or B inputs HIGH 40 A or B inputs LOW 40 Clear LOW 40 Pulse Width Q Output Cext = 1000pF, Rext = 10kΩ Maximum Change of tpw Q Cext = 1000pF, Rext = 10kΩ	A to Q Min. Typ. Max. A to Q 22 33 A to Q 30 40 B to Q 19 28 Clear to Q 27 36 Clear to Q Clear to Q 27 Minimum Pulse Width Q Output Cl = 15pF, RL = 400Ω 18 A or B inputs HIGH 45 65 A or B inputs LOW 40 40 Pulse Width Q Output Cext = 1000pF, Rext = 10kΩ 3.08 3.42 3.76



4-89

ē

÷

9 e

OPERATIC JLES

TIMING

Timing components Cext and Rext values.

Operating Temperature Range

	0°C to 70°C	-55°C to +125°C
Rext MIN.	5kΩ	5 k Ω
Rext MAX.	50kΩ	25kΩ
Cext	any value	any value

Remote adjustment of timing.



R1 + R2 = Rext R1 > Rext MIN. R2 < Rext MAX. -R1

In the above arrangement, R_1 and C_{ext} should be as close as possible to the device pins to minimize stray capacitance and external noise pickup. The variable resistor R2 can be located remotely from the device if reasonable care is used.

3. Pulse width change measurements.

The pulse width towQ is specified and measured with components of better than 0.1% accuracy. If measurements are made with reduced component tolerances, the expected accuracy should be adjusted accordingly.

Timing for C_{ext} ≤1000 pF.

When using capacitor of less than or equal to 1000 pF in value, the output pulse width should be determined from the output pulse width versus external timing capacitance graph.

Timing for C_{ext} > 1000 pF.

For capacitors of greater than 1000pF in value, the output pulse width, tpwQ, is determined by

$$r_{pw}Q = 0.32 \ R_{ext} \ C_{ext} \ (1 + \frac{0.7}{R_{ext}})$$

where

Rext is in kilohms Cext is in picofarads towQ is in nanoseconds

Protection of electrolytic timing capacitors.

If the electrolytic capacitor to be used as Cext cannot withstand 1.0 volt reverse bias, one of the following two circuit techniques should be used to protect the electrolytic capacitor from the reverse voltage.





R2 < 0.7 x hFEQ1 x Rext

The output pulse width, tpwQ, for the diode circuit modifies the previous timing equation as follows:

$$t_{pw} Q = 0.28 R_1 C_{ext} (1 + \frac{0.7}{R_1})$$

The output pulse width for the transistor circuit is

$$p_{W}Q = 0.30 \times R_2 \times C_{ext} (1 + \frac{0.7}{R_2})$$

Notice that the transistor circuit allows values of timing resistor R2 larger than the Rext MIN < Rext < Rext MAX. to obtain longer output pulse widths for a given Cext.

TRIGGER AND RETRIGGER

1. Triggering.

The minimum pulse width signal into input A or input B to cause the device to trigger is 40ns. Refer to the truth table for the appropriate input conditions.

2. Retriggering.

The retriggered pulse width, tpwrQ, is the time during which the output is active after the device is retriggered during a timing cycle. It differs from the initial pulse width tpwQ timing equation as follows.

$t_{pwr}Q = t_{pw}Q + t_{PLH}$

where tplg is the propagation delay time from the A or B input to the output.

For values of tpwQ greater than about 500ns, tPLH can be ignored.

3. Rapid retriggering.

A minimum retriggering time does exist. That is, the device cannot be retriggered until a minimum recovery time has elapsed. The minimum retrigger time is defined by

tretrig MIN. = 0.224 Cext C is in picofarads t is in nanoseconds



4. Output Latch.

The Am26123 incorporates an output latch that can be triggered only by the input trigger gate via the A or B inputs. Thus, spurious output pulses caused by external noise on the Cext nodes are eliminated during the quiescent state. This feature is extremely valuable in many high noise environment systems,

CLEAR

A LOW on the clear inputs terminates the timing cycle. It also resets the output latch on the Am26123. A new trigger cycle cannot be initiated while the clear is LOW. With the clear HIGH, the device is under the command of the A and B inputs.



			Fan	Fan-out		
nput/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW		
1A	1	1				
18	2	1				
1 CLEAR	3	2				
10	4		20	10		
20	5		20	10		
2 C _{ext}	6					
2 Rext/Cext	7		-			
GND	8			-		
2A	9	1				
28	10	1				
2 CLEAR	11	2				
20	12		20	10		
10	13	-	20	10		
1 Cext	14	-				
1 R _{ext} /C _{ext}	15			-		
VCC	16					

MSI INTERFACING RULES

Interfacing	Equivalent Input Unit Load		
Digital Family	HIGH	LOW	
Advanced Micro Devices 9300/2500 Series	1	1	
FSC Series 9300	1	1	
TI Series 54/7400	1	1	
Signetics Series 8200	2	2	
National Series DM 75/85	1	1	
DTL Series 930	12	1	

INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW & HIGH



Current Interface Conditions - LOW



Current Interface Conditions - HIGH



4-91

ŝ









Pulse Generator

Delayed Pulse Generation

The first monostable determines the time T_1 before the initiation of the output pulse. The second monostable determines T_2 , the output pulse width.

4-0



90



Advanced Micro Devices can not assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices product. 1-74

21850E/0-November 1998

AMD-K6[®]-2 Processor Data Sheet



Figure 75. Stop Grant and Stop Clock Modes, Part 2

AMD-K6[®]-2 Processor Data Sheet

21850E/0-November 1998

INIT-Initiated Transition from Protected Mode to Real Mode

INIT is typically asserted in response to a BIOS interrupt that writes to an I/O port. This interrupt is often in response to a Ctrl-Alt-Del keyboard input. The BIOS writes to a port (similar to port 64h in the keyboard controller) that asserts INIT. INIT is also used to support 80286 software that must return to Real mode after accessing extended memory in Protected mode.

The assertion of INIT causes the processor to empty its pipelines, initialize most of its internal state, and branch to address FFFF_FFOh—the same instruction execution starting point used after RESET. Unlike RESET, the processor preserves the contents of its caches, the floating-point state, the MMX state, Model-Specific Registers (MSRs), the CD and NW bits of the CR0 register, the time stamp counter, and other specific internal resources.

Figure 76 shows an example in which the operating system writes to an I/O port, causing the system logic to assert INIT. The sampling of INIT asserted starts an extended microcode sequence that terminates with a code fetch from FFFF_FF0h, the reset location. INIT is sampled on every clock edge but is not recognized until the next instruction boundary. During an I/O write cycle, it must be sampled asserted a minimum of three clock edges before BRDY# is sampled asserted if it is to be recognized on the boundary between the I/O write instruction and the following instruction. If INIT is asserted synchronously, it can be asserted for a minimum of one clock. If it is asserted asynchronously, it must have been negated for a minimum of two clocks, followed by an assertion of a minimum of two clocks.

21850E/0-November 1998

AMD-K6[®]-2 Processor Data Sheet



Figure 76. INIT-Initiated Transition from Protected Mode to Real Mode

Preliminary Information

AMD-K6[®]-2 Processor Data Sheet

21850E/0-November 1998

6

AMD-K6[®]-2 Processor Data Sheet

Power-on Configuration and Initialization

On power-on the system logic must reset the AMD-K6-2 processor by asserting the RESET signal. When the processor samples RESET asserted, it immediately flushes and initializes all internal resources and its internal state, including its pipelines and caches, the floating-point state, the MMX and 3DNow! states, and all registers. Then the processor jumps to address FFFF_FF0h to start instruction execution.

6.1 Signals Sampled During the Falling Transition of RESET

- **FLUSH#** FLUSH# is sampled on the falling transition of RESET to determine if the processor begins normal instruction execution or enters Tri-State Test mode. If FLUSH# is High during the falling transition of RESET, the processor unconditionally runs its Built-In Self Test (BIST), performs the normal reset functions, then jumps to address FFFF_FF0h to start instruction execution. (See "Built-In Self-Test (BIST)" on page 217 for more details.) If FLUSH# is Low during the falling transition of RESET, the processor enters Tri-State Test mode. (See "Tri-State Test Mode" on page 218 and "FLUSH# (Cache Flush)" on page 103 for more details.)
- **BF[2:0]** The internal operating frequency of the processor is determined by the state of the bus frequency signals BF[2:0] when they are sampled during the falling transition of RESET. The frequency of the CLK input signal is multiplied internally by a ratio defined by BF[2:0]. (See "BF[2:0] (Bus Frequency)" on page 92 for the processor-clock to bus-clock ratios.)
- **BRDYC#** BRDYC# is sampled on the falling transition of RESET to configure the drive strength of A[20:3], ADS#, HITM#, and W/R#. If BRDYC# is Low during the fall of RESET, these outputs are configured using higher drive strengths than the standard strength. If BRDYC# is High during the fall of RESET, the standard strength is selected. (See "BRDYC# (Burst Ready Copy)" on page 95 for more details.)

AMD-K6[®]-2 Processor Data Sheet

21850E/0-November 1998

6.2 **RESET Requirements**

During the initial power-on reset of the processor, RESET must remain asserted for a minimum of 1.0 ms after CLK and V_{CC} reach specification. (See "CLK Switching Characteristics" on page 255 for clock specifications. See "Electrical Data" on page 247 for V_{CC} specifications.)

During a warm reset while CLK and V_{CC} are within specification, RESET must remain asserted for a minimum of 15 clocks prior to its negation.

6.3 State of Processor After RESET

Output Signals Table 31 shows the state of all processor outputs and bidirectional signals immediately after RESET is sampled asserted.

Signal	State	Signal	State
A[31:3], AP	Floating	LOCK#	High
ADS#, ADSC#	High	M/IO#	Low
АРСНК#	High	PCD	Low
BE[7:0]#	Floating	PCHK#	High
BREQ	Low	PWT	Low
CACHE#	High	SCYC	Low
D/C#	Low	SMIACT#	High
D[63:0], DP[7:0]	Floating	TDO	Floating
FERR#	High	VCC2DET	Low
HIT#	High	VCC2H/L#	Low
HITM#	High	W/R#	Low
HLDA	Low	-	-

Table 31. Output Signal State After RESET

Registers

Table 32 on page 175 shows the state of all architecture registers and Model-Specific Registers (MSRs) after the processor has completed its initialization due to the recognition of the assertion of RESET.