


N-channel 650 V, 231 mΩ typ., 12 A, MDmesh DM2 Power MOSFET in a TO-220FP package

Features



Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STF18N65DM2	650 V	295 mΩ	12 A	28 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

- Switching applications

Description

This high-voltage N-channel Power MOSFET is part of the MDmesh DM2 fast-recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low $R_{DS(on)}$, rendering it suitable for the most demanding high-efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.



Product status link

[STF18N65DM2](#)

Product summary

Order code	STF18N65DM2
Marking	18N65DM2
Package	TO-220FP
Packing	Tube

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 25	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	12	A
	Drain current (continuous) at $T_C = 100^\circ\text{C}$	7.6	
$I_{DM}^{(2)}$	Drain current (pulsed)	36	A
P_{TOT}	Total power dissipation at $T_C = 25^\circ\text{C}$	28	W
$dv/dt^{(3)}$	Peak diode recovery voltage slope	100	V/ns
$dv/dt^{(4)}$	MOSFET dv/dt ruggedness	100	
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink ($t = 1 \text{ s}$, $T_C = 25^\circ\text{C}$)	2500	V
T_{stg}	Storage temperature range	-55 to 150	$^\circ\text{C}$
T_j	Operating junction temperature range		

1. Limited by maximum junction temperature
2. Pulse width is limited by safe operating area.
3. $I_{SD} \leq 12 \text{ A}$, $di/dt = 900 \text{ A}/\mu\text{s}$, V_{DS} peak < $V_{(BR)DSS}$, $V_{DD} = 400 \text{ V}$
4. $V_{DS} \leq 520 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance, junction-to-case	4.5	$^\circ\text{C/W}$
R_{thJA}	Thermal resistance, junction-to-ambient	62.5	

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
$I_{AR}^{(1)}$	Avalanche current, repetitive or not repetitive	2.5	A
$E_{AS}^{(2)}$	Single pulse avalanche energy	482	mJ

1. Pulse width is limited by T_{Jmax} .
2. Starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$

2 Electrical characteristics

($T_{case} = 25^\circ C$ unless otherwise specified)

Table 4. Static

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	650			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 650 V$			1	μA
		$V_{GS} = 0 V, V_{DS} = 650 V, T_{case} = 125^\circ C^{(1)}$			100	
I_{GSS}	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 25 V$			± 5	μA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10 V, I_D = 6 A$		231	295	$m\Omega$

1. Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 100 V, f = 1 MHz, V_{GS} = 0 V$	-	965	-	pF
C_{oss}	Output capacitance		-	42	-	
C_{rss}	Reverse transfer capacitance		-	0.45	-	
$C_{oss eq.}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0$ to $520 V, V_{GS} = 0 V$	-	91	-	pF
R_G	Intrinsic gate resistance	$f = 1 MHz, I_D = 0 A$	-	6.6	-	Ω
Q_g	Total gate charge	$V_{DD} = 520 V, I_D = 12 A,$ $V_{GS} = 0$ to $10 V$ (see Figure 14. Test circuit for gate charge behavior)	-	22	-	nC
Q_{gs}	Gate-source charge		-	5.6	-	
Q_{gd}	Gate-drain charge		-	9.3	-	

1. $C_{oss eq.}$ is defined as the constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 400 V, I_D = 6 A,$ $R_G = 4.7 \Omega, V_{GS} = 10 V$ (see Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform)	-	16	-	ns
t_r	Rise time		-	11	-	
$t_{d(off)}$	Turn-off delay time		-	40	-	
t_f	Fall time		-	12	-	

Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		12	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		36	A
$V_{SD}^{(2)}$	Forward on voltage	$V_{GS} = 0 \text{ V}$, $I_{SD} = 12 \text{ A}$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}$, $di/dt = 100 \text{ A}/\mu\text{s}$,	-	89		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 100 \text{ V}$ (see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	342		nC
I_{RRM}	Reverse recovery current	$I_{SD} = 12 \text{ A}$, $di/dt = 100 \text{ A}/\mu\text{s}$, $V_{DD} = 100 \text{ V}$, $T_J = 150 \text{ }^\circ\text{C}$ (see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	6.4		A
t_{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}$, $di/dt = 100 \text{ A}/\mu\text{s}$,	-	198		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 100 \text{ V}$, $T_J = 150 \text{ }^\circ\text{C}$ (see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	1340		nC
I_{RRM}	Reverse recovery current	$I_{SD} = 12 \text{ A}$, $di/dt = 100 \text{ A}/\mu\text{s}$, $V_{DD} = 100 \text{ V}$, $T_J = 150 \text{ }^\circ\text{C}$ (see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	10		A

1. Pulse width is limited by safe operating area.
2. Pulse test: pulse duration = 300 μs , duty cycle 1.5%.

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 2. Maximum transient thermal impedance




Figure 3. Typical output characteristics




Figure 4. Typical transfer characteristics




Figure 5. Typical gate charge characteristics




Figure 6. Typical drain-source on-resistance











Figure 7. Typical capacitance characteristics

Figure 8. Normalized gate threshold vs temperature

Figure 9. Normalized on-resistance vs temperature

Figure 10. Normalized breakdown voltage vs temperature

Figure 11. Typical reverse diode forward characteristics

Figure 12. Typical output capacitance stored energy



3 Test circuits

Figure 13. Test circuit for resistive load switching times




AM01468v1

Figure 14. Test circuit for gate charge behavior




AM01469v1

Figure 15. Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 16. Unclamped inductive load test circuit




AM01471v1

Figure 17. Unclamped inductive waveform



AM01472v1

Figure 18. Switching time waveform




AM01473v1

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-220FP package information

Figure 19. TO-220FP package outline



7012510_Rev_13_B

Table 8. TO-220FP package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
B	2.50		2.70
D	2.50		2.75
E	0.45		0.70
F	0.75		1.00
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.20
G1	2.40		2.70
H	10.00		10.40
L2		16.00	
L3	28.60		30.60
L4	9.80		10.60
L5	2.90		3.60
L6	15.90		16.40
L7	9.00		9.30
Dia	3.00		3.20

Revision history

Table 9. Document revision history

Date	Version	Changes
15-Mar-2019	1	First release.
10-May-2021	2	Modified features table on cover page. Modified Table 1. Absolute maximum ratings, Table 2. Thermal data, Table 3. Avalanche characteristics, Table 4. Static, Table 5. Dynamic, Table 6. Switching times and Table 7. Source-drain diode. Added Section 2.1 Electrical characteristics (curves). Minor text changes.

Contents

1	Electrical ratings	2
2	Electrical characteristics.....	3
2.1	Electrical characteristics (curves)	5
3	Test circuits	7
4	Package information.....	8
4.1	TO-220FP package information	8
	Revision history	10

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved