

±300°/sec Yaw Rate Gyro with SPI Interface ADIS16100

FEATURES

Complete angular rate gyroscope Z-axis (yaw rate) response SPI® digital output interface High vibration rejection over wide frequency 2000 g powered shock survivability Externally controlled self test Internal temperature sensor output Dual auxiliary 12-bit ADC inputs Absolute rate output for precision applications 5 V single-supply operation 8.2 mm × 8.2 mm × 5.2 mm package

APPLICATIONS

Platform stabilization Image stabilization Guidance and control Inertial measurement units

GENERAL DESCRIPTION

The ADIS16100 is a complete angular rate sensor (gyroscope) that uses the Analog Devices surface-micromachining process to make a functionally complete angular rate sensor with an integrated serial peripheral interface (SPI).

The digital data available at the SPI port is proportional to the angular rate about the axis normal to the top surface of the package (see Figure 19). A single external resistor can be used to increase the measurement range. An external capacitor can be used to lower the bandwidth.

Access to an internal temperature sensor measurement is provided, through the SPI, for compensation techniques. Two pins are available to the user to input analog signals for digitization. An additional output pin provides a precision voltage reference. Two digital self-test inputs electromechanically excite the sensor to test operation of the sensor and the signal conditioning circuits.

The ADIS16100 is available in an 8.2 mm \times 8.2 mm \times 5.2 mm, 16-terminal, peripheral land grid array (LGA) package.



FUNCTIONAL BLOCK DIAGRAM

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2006 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features 1
Applications1
General Description
Functional Block Diagram1
Revision History
Specifications
Timing Diagram 4
Timing Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions7
Typical Performance Characteristics
Theory of Operation11

1	Supply and Common Considerations11
1	Increasing Measurement Range 11
1	Setting Bandwidth 11
1	Self-Test Function
2	Continuous Self Test 11
3	Control Register 12
4	Serial Interface
5	Rate Sensitive Axis
6	Second-Level Assembly14
6	Outline Dimensions
7	Ordering Guide

REVISION HISTORY

5/06—Rev. 0 to Rev. A	
Changes to Table 1	4
Changes to Setting Bandwidth Section	11
Changes to Table 9 and Table 10	13

1/06—Revision 0: Initial Version

SPECIFICATIONS

 $T_A = 25^{\circ}C$, $V_{CC} = V_{DR} = 5$ V, angular rate = 0°/sec, $C_{OUT} = 0$ µF, ±1 g, unless otherwise noted.

Table 1.

Parameter	Conditions	Min ¹	Тур	Max ¹	Unit
SENSITIVITY	Clockwise rotation is positive output				
Dynamic Range ²	Full-scale range over specifications range	±300			°/sec
Initial	@ 25°C	3.68	4.1	4.52	LSB/°/sec
Change Over Temperature ³	$V_{CC} = V_{DRIVE} = 4.75 V$ to 5.25 V		±10		%
Nonlinearity	Best fit straight line		0.15		% of FS
NULL					
Initial Null		1876	2048	2200	LSB
Change Over Temperature ³	$V_{CC} = V_{DR} = 4.75 V$ to 5.25 V		±205		LSB
Turn-On Time	Power on to $\pm \frac{1}{2}^{\circ}$ /sec of final		75		ms
Linear Acceleration Effect	Any axis		0.82		LSB/g
Voltage Sensitivity	$V_{CC} = V_{DRIVE} = 4.75 \text{ V to } 5.25 \text{ V}$		4.1		LSB/V
NOISE PERFORMANCE	0.1 Hz to 40 Hz		3.25		LSB rms
Rate Noise Density	f = 100 Hz		0.43		LSB rms/√Hz
FREQUENCY RESPONSE					
3 dB Bandwidth (User-Selectable) ⁴	$C_{OUT} = 0 \ \mu F$		40		Hz
Sensor Resonant Frequency			14		kHz
SELF-TEST INPUTS					1412
ST1 RATEOUT Response ⁵	ST1 pin from Logic 0 to Logic 1	-121	-221	-376	LSB
ST2 RATEOUT Response ⁵	ST2 pin from Logic 0 to Logic 1	+121	+221	-370 +376	LSB
Logic 1 Input Voltage	Standard high logic level definition	3.3	TZZI	+370	V
Logic 0 Input Voltage	Standard low logic level definition	5.5		1.7	V
Input Impedance	To common		50	1.7	kΩ
TEMPERATURE SENSOR			50		K12
			2048		LSB
Reading at 298 K Scale Factor	Proportional to absolute temperature		2048 6.88		LSB/K
2.5 V REFERENCE			0.00		L3D/K
		2.45	2.5	2.55	V
Voltage Value Load Drive to Ground	Course	2.45		2.55	
	Source		100		μA
Load Regulation	0 μA < Ι _{ουτ} < 100 μA		5.0		mV/mA
Power Supply Rejection	$V_{CC} = V_{DRIVE} = 4.75 V \text{ to } 5.25 V$		1.0		mV/V
Temperature Drift	Delta from 25°C		5.0		mV
LOGIC INPUTS		07.14			
Input High Voltage, VINH		$0.7 \times V_{\text{DRIVE}}$		0.0 V	V
Input Low Voltage, V _{INL}				$0.3 \times V_{DRIVE}$	V
Input Current, I _{IN}	Typically 10 nA	-1		+1	μA
Input Capacitance, C _{IN}			10		pF
	All at $T_A = -40^{\circ}$ C to $+85^{\circ}$ C				
Resolution			12		Bits
Integral Nonlinearity ⁶		-2		+2	LSB
Differential Nonlinearity		-2		+2	LSB
Offset Error		-8		+8	LSB
Gain Error		-2		+2	%FSR
Input Voltage Range		0		$V_{\text{REF}} imes 2$	V
Leakage Current		-1		+1	μΑ
Input Capacitance			20		pF
Full Power Bandwidth			8		MHz

Parameter	Conditions	Min ¹	Тур	Max ¹	Unit
DIGITAL OUTPUTS					
Output High Voltage (V _{он})	$I_{SOURCE} = 200 \ \mu A$	$V_{\text{DRIVE}} - 0.2$			V
Output Low Voltage (Vol)	I _{SINK} = 200 μA			0.4	V
CONVERSION RATE					
Conversion Time	16 SCLK cycles with SCLK at 20 MHz			800	ns
Throughput Rate				1	MSPS
POWER SUPPLY	All at $T_A = -40^{\circ}$ C to $+85^{\circ}$ C				
Vcc		4.75	5	5.25	V
VDRIVE		2.7		5.25	V
V _{cc} Quiescent Supply Current	$V_{CC} @ 5 V, f_{SCLK} = 50 \text{ kSPS}$		7.0	9.0	mA
VDRIVE Quiescent Supply Current	$V_{DRIVE} @ 5 V, f_{SCLK} = 50 \text{ kSPS}$		70	500	μA
Power Dissipation	V_{CC} and V_{DRIVE} @ 5 V, $f_{SCLK} = 50$ kSPS		40		mW

¹ All minimum and maximum specifications are guaranteed. Typical specifications are neither tested nor guaranteed.

² Dynamic range is the maximum full-scale measurement range possible, including output swing range, initial offset, sensitivity, offset drift, and sensitivity drift at 5 V supplies.

³ Defined as the output change from ambient to maximum temperature or ambient to minimum temperature.

⁴ Frequency at which the response is 3 dB down from dc response. Bandwidth = $1/(2 \times \pi \times 180 \text{ k}\Omega \times (22 \text{ nF} + C_{OUT}))$. For $C_{OUT} = 0$, bandwidth = 40 Hz. For $C_{OUT} = 1 \mu$ F, bandwidth = 0.87 Hz.

⁵ Self-test response varies with temperature.

⁶ For $V_{IN} < V_{CC}$.

TIMING DIAGRAM



Figure 2. Gyroscope Serial Interface Timing Diagram

The DIN bit functions are outlined in the following table (see the Control Register section for additional information).

Table 2. DIN Bit Functions MSB (11) LSB (0) WRITE LOW DONTC ADD1 ADD0 HIGH HIGH DONTC DONTC LOW CODING

TIMING SPECIFICATIONS

 $T_A = 25^{\circ}$ C, angular rate = 0°/sec, unless otherwise noted.¹

Table 3.

Parameter	$V_{CC} = V_{DR} = 5$	Unit	Description
f _{SCLK} ²	10	kHz min	
	20	MHz max	
t convert	$16 \times t_{SCLK}$		
t quiet	50	ns min	Minimum quiet time required between \overline{CS} rising edge and start of next conversion
t ₂	10	ns min	CS to SCLK setup time
t ₃ ³	30	ns max	Delay from CS until DOUT three-state disabled
t4 ³	40	ns max	Data access time after SCLK falling edge
t ₅	$0.4 \times t_{SCLK}$	ns min	SCLK low pulse width
t ₆	$0.4 \times t_{\text{SCLK}}$	ns min	SCLK high pulse width
t ₇	10	ns min	SCLK to DOUT valid hold time
t ₈ ⁴	15/35	ns min/max	SCLK falling edge to DOUT high impedance
t9	10	ns min	DIN setup time prior to SCLK falling edge
t10	5	ns min	DIN hold time after SCLK falling edge
t 11	20	ns min	16th SCLK falling edge to CS high
t ₁₂	1	µs max	Power-up time from full power-down/auto shutdown modes

¹ Guaranteed by design. All input signals are specified with t_R and $t_F = 5$ ns (10% to 90% of V_{CC}) and timed from a voltage level of 1.6 V. The 5 V operating range spans from 4.75 V to 5.25 V.

² Mark/Space ratio for the SCLK input is 40/60 to 60/40.

 3 Measured with the load circuit in Figure 3 and defined as the time required for the output to cross 0.4 V or 0.7 V × V_{DRIVE}.

⁴ t_a is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit in Figure 3. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t_a, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.



Figure 3. Load Circuit for Digital Output Timing Specifications

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Acceleration (Any Axis, Unpowered, 0.5 ms)	2000 g
Acceleration (Any Axis, Powered, 0.5 ms)	2000 g
+V _{CC} to COM	–0.3 V to +6.0 V
+V _{DRIVE} to COM	$-0.3V$ to V_{CC} + 0.3 V
Analog Input Voltage to COM	$-0.3V$ to V_{CC} + 0.3 V
Digital Input Voltage to COM	–0.3 V to +7.0 V
Digital Output Voltage to COM	$-0.3V$ to V_{CC} + 0.3 V
STx Input Voltage to COM	$-0.3V$ to V_{CC} + 0.3 V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C

Stresses above those listed under the Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Drops onto hard surfaces can cause shocks of greater than 2000 *g* and exceed the absolute maximum rating of the device. Care should be exercised in handling to avoid damage.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
1	DIN	I	Data In. Data to be written to the control register is provided on this input and is clocked in on the falling edge of the SCLK.
2	SCLK	I	Serial Clock. SCLK provides the serial clock for accessing data from the part and writing serial data to the control registers. Also used as a clock source for the ADIS16100 conversion process.
3	DOUT	0	Data Out. The data on this pin represents data being read from the control registers and is clocked on the falling edge of the SCLK.
4	NC		No Connect.
5	RATE	0	Buffered analog output representing the angular rate signal.
6	FILT	I	External capacitor connection to control bandwidth.
7	V _{DRIVE}	S	Power to SPI. The voltage supplied to this pin determines the voltage at which the serial interface operates.
8	AIN1	I	External Analog Input Channel 1. Single-ended analog input multiplexed into the on-chip track- and-hold according to the setting of the ADD0 and ADD1 address bits.
9	AIN2	I	External Analog Input Channel 2. Single-ended analog input multiplexed into the on-chip track- and-hold according to the setting of the ADD0 and ADD1 address bits.
10	СОМ	S	Common. Reference point for all circuitry in the ADIS16100.
11	V _{REF}	0	Precision 2.5 V Reference.
12	ST2	I	Self Test Input 2.
13	ST1	I	Self Test Input 1.
14	Vcc	S	Analog Power.
15	NC		No Connect.
16	<u>cs</u>	I	Chip Select. Active low. This input frames the serial data transfer and initiates the conversion process.

¹ I = Input; O = Output; S = Power supply.









Figure 18. Noise Histogram

THEORY OF OPERATION

The ADIS16100 operates on the principle of a resonator gyro. Two polysilicon sensing structures each contain a dither frame, which is electrostatically driven to resonance. This produces the necessary velocity element to produce a Coriolis force during angular rate. At two of the outer extremes of each frame, orthogonal to the dither motion, are movable fingers that are placed between fixed pickoff fingers to form a capacitive pickoff structure that senses Coriolis motion. The resulting signal is fed to a series of gain and demodulation stages that produce the electrical rate signal output. The rate signal is then converted to a digital representation of the output on the SPI pins. The dual-sensor design rejects external *g*-forces and vibration. Fabricating the sensor with the signal conditioning electronics preserves signal integrity in noisy environments.

The electrostatic resonator requires 14 V to 16 V for operation. Because only 5 V is typically available in most applications, a charge pump is included on-chip.

After the demodulation stage, there is a single-pole, low-pass filter included on-chip that is used to limit high frequency artifacts before final amplification. A second single-pole, low-pass filter is set up via the bandwidth limit capacitor, C_{OUT}. This pole acts as the primary filter within the system (see the Increasing Measurement Range section).

SUPPLY AND COMMON CONSIDERATIONS

Power supply noise and transient behaviors can influence the accuracy and stability of any sensor-based measurement system. When considering the power supply for the ADIS16100, it is important to understand that the ADIS16100 provides $0.2 \,\mu\text{F}$ of decoupling capacitance on the V_{CC} pin. Depending on the level of noise present in the system power supply, the ADIS16100 may not require any additional decoupling capacitance for this supply. The analog supply, V_{CC} , and the digital drive supply, V_{DRIVE} , are segmented to allow multiple logic levels to be used in receiving the digital output data. V_{DRIVE} is intended for the down-stream logic power supply and supports standard 3.3 V and 5 V logic families. The V_{DRIVE} supply does not have internal decoupling capacitors.

INCREASING MEASUREMENT RANGE

The full-scale measurement range of the ADIS16100 is increased by placing an external resistor between the RATE pin and the FILT pin. This external resistor would be in parallel with an internal 180 k Ω , 1% resistor. For example, a 330 k Ω external resistor gives ~50% increase in the full-scale range. This is effective for up to a 4× increase in the full-scale range (minimum value of the parallel resistor allowed is 45 k Ω). The internal circuitry headroom requirements prevent further increase in the linear full-scale output range. The trade-off associated with increasing the full-scale range are potential increase in output null drift (as much as 2°/sec over temperature) and introducing initial null bias errors that must be calibrated.

SETTING BANDWIDTH

The ADIS16100 provides the ability to reduce the bandwidth. This important feature enables a simple method for achieving optimal bandwidth/noise trade-offs. An external capacitor can be used in combination with an on-chip resistor to create a lowpass filter to limit the bandwidth of the ADIS16100's rate response.

The –3 dB frequency is defined as

$$f_{OUT} = 1/(2 \times \pi \times R_{OUT} \times (C_{OUT} + 0.022 \,\mu\text{F}))$$

where R_{OUT} represents an internal impedance that was trimmed during manufacturing to 180 k $\Omega \pm 1\%$.

Any external resistor applied between the RATE pin and the FILT pin results in

$$R_{OUT} = (180 \text{ k}\Omega \times R_{EXT}) / (180 \text{ k}\Omega + R_{EXT})$$

With $C_{OUT} = 0 \ \mu F$, a default $-3 \ dB$ frequency response of 40 Hz is obtained, based upon an internal 0.022 μF capacitor implemented on-chip.

SELF-TEST FUNCTION

The ADIS16100 includes a self-test feature that actuates each of the sensing structures and associated electronics in the same manner, as if subjected to angular rate. It provides a simple method for exercising the mechanical structure of the sensor, along with the entire signal processing circuit. It is activated by standard logic high levels applied to Input ST1, Input ST2, or both. ST1 causes a change in the digital output equivalent to typically –221 LSB, and ST2 causes an opposite +221 LSB change. The self-test response follows the viscosity temperature dependence of the package atmosphere, approximately 0.25%/°C.

Activating both ST1 and ST2 simultaneously is not damaging. Because ST1 and ST2 are not necessarily closely matched, actuating both simultaneously can result in an apparent null bias shift.

CONTINUOUS SELF TEST

As an additional failure detection measure, power-on self test can be performed. However, some applications warrant a continuous self test-while-sensing rate.

CONTROL REGISTER

The control register on the ADIS16100 is a 12-bit, write-only register. Data is loaded from the DIN pin on the falling edge of SCLK. The data is transferred on the DIN line at the same time that the conversion result is read from the part. The data transferred on the DIN line dictates the configuration for the next conversion. This requires 16 serial clocks for every data transfer. Only the information provided on the first 12 falling clock edges (after \overline{CS} falling edge) is loaded to the control register.

MSB denotes the first bit in the data stream. Table 8 shows the analog input channel selection options.

Table 6. Channel Selection

ADD1	ADD0	Analog Input Channel
0	0	Gyroscope
0	1	Temperature sensor
1	0	AIN1 input
1	1	AIN2 input

MSB (11)											LSB (0)
WRITE	LOW	DONTC	DONTC	ADD1	ADD0	HIGH	HIGH	DONTC	DONTC	LOW	CODING

Table 8. Analog Input Channel Selection Options

Bit	Mnemonic	Comment
11	WRITE	The value written to this bit of the control register determines whether the following 11 bits are loaded to the control register or not. If this bit is a 1, the following 11 bits are written to the control register. If it is a 0, the remaining 11 bits are not loaded to the control register, and it remains unchanged.
10	LOW	This bit should be held low.
9, 8	DONTC	Don't care.
7, 6	ADD1, ADD0	These two address bits are loaded at the end of the present conversion sequence and select which analog input channel is to be converted in the next serial transfer. The selected input channel is decoded as shown in Table 6. The address bits corresponding to the conversion result are output on DOUT prior to the 12 bits of data. The next channel to be converted is selected by the mux on the 14th SCLK falling edge.
5, 4	HIGH	These pins should be held high.
3, 2	DONTC	Don't care.
1	LOW	This bit should be held low.
0	CODING	This bit selects the type of output coding used for the conversion result. If this bit is set to 0, the output coding for the part is twos complement. If this bit is set to 1, the output coding from the part is straight binary (for the next conversion).

SERIAL INTERFACE

Figure 2 shows the detailed timing diagram for the serial interface to the ADIS16100. The chip select signal, \overline{CS} , frames the entire data transfer, because it must be kept in a Logic 0 state to communicate with the ADIS16100. The serial clock, SCLK, provides the conversion clock and controls the transfer of information to and from the ADIS16100 during each conversion cycle. The data input, DIN, provides access to critical control parameters in the control register, and the output signal, DOUT, provides access to the output data of the ADIS16100.

The ADIS16100 offers an efficient data transfer function by supporting simultaneous READ and WRITE cycles. A data transfer cycle is started when the \overline{CS} transitions to a Logic 0 state. If DIN is in Logic 1 state during the first falling edge of the SCLK, then the next 11 SCLK cycles fill the control register with the contents on the DIN pin. The appropriate bit definitions for DIN can be found in Table 7 and Table 8. If the DIN is in a Logic 0 state during the first falling edge of the SCLK, then contents of the control register remain unchanged. Because the control register is only 12-bits wide, the contents on the DIN pin during the last four SCLK cycles are ignored.

During this same cycle, the digital output data is clocked out on the DOUT pin, with the bit transitions occurring shortly after the SCLK falling edges. The DOUT bit sequence is characterized in Table 9 and Table 10. On the 16th falling edge of SCLK, the DOUT line goes back into a three-state mode. If the rising edge of \overline{CS} occurs before 16 SCLKs have elapsed, the DOUT line goes back into three-state mode and the control register is not updated. Otherwise, DOUT returns to a three-state mode on the 16th SCLK falling edge, as shown in Figure 2.

RATE SENSITIVE AXIS

This is a z-axis rate-sensing device that is also called a yaw rate sensing device. It produces a positive going output voltage for clockwise rotation about the axis normal to the package top, that is, clockwise when looking down at the package lid.



Figure 19. Rate Signal Increases with Clockwise Rotation

Table 9. DOUT Bit Stream

SCLK1														5	CLK16
LOW	LOW	ADD1	ADD0	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

Table 10. DOUT Bit Functions

SCLK	Mnemonic	Comment
1, 2	LOW	The outputs are low for SCLK1 and SCLK2.
3, 4	ADD1, ADD0	The address bits corresponding to the conversion result are output on DOUT prior to the 12 bits of data. See Table 6 for the coding of these address bits.
5	DB11	Data Bit 11 (MSB).
6 to 15	DB10 to DB1	Data Bit 10 to Data Bit 1.
16	DB0	Data Bit 0 (LSB).

SECOND-LEVEL ASSEMBLY

The recommended pad geometries for the ADIS16100 are displayed in Figure 20. The ADIS16100 can be attached to printed circuit boards using Sn63 or an equivalent solder. Figure 21 and Table 11 provide recommended solder reflow profiles for each solder type. Note: These profiles may not be the optimum profile for the user's application. In no case should the temperature exceed 260°C. It is recommended that the user develop a reflow profile based upon the specific application. In general, keep in mind that the lowest peak temperature and shortest dwell time above the melt temperature of the solder results in less shock and stress to the product. In addition, evaluating the cooling rate and peak temperature can result in a more reliable assembly.



Figure 20. Second Level Assembly Pad Layout



Figure 21. Recommended Solder Reflow Profiles

Table 11. Solder Profile Characteristics

Profile Feature	Sn63/Pb37				
Average Ramp Rate $(T_L \text{ to } T_P)$	3°C/sec max				
Preheat					
Minimum Temperature (T _{SMIN})	100°C				
Maximum Temperature (T _{SMAX})	150°C				
Time (T _{SMIN} to T _{SMAX}) (ts)	60 sec to 120 sec				
T _{SMAX} to T _L					
Ramp-Up Rate	3°C/sec				
Time Maintained Above Liquidous (T_L)					
Liquidous Temperature (T∟)	183°C				
Time (t∟)	60 sec to 150 sec				
Peak Temperature (T _P)	240°C + 0°C/-5°C				
Time Within 5°C of Actual Peak	10 sec to 30 sec				
Temperature (t _p)					
Ramp-Down Rate	6°C/sec max				
Time 25°C to Peak Temperature	6 min max				

OUTLINE DIMENSIONS



ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADIS16100ACC	-40°C to +85°C	16-Terminal Land Grid Array (LGA)	CC-16-1
ADIS16100/PCB		Evaluation Board	

NOTES

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05461-0-5/06(A)



www.analog.com

Rev. A | Page 16 of 16