

# Atelic Systems, Inc.

AT2004 Application Note Preliminary 4 Channels ADPCM Processor with Echo Cancellation and Conferencing Version 1.0 January 29, 2001

## Description

The AT2004 is a four full-duplex channels, ADPCM processor with conferencing and echo cancellation capabilities. It follows the G.726 ITU Standard for ADPCM compression for 40k, 32k, 24k and 16k bitrates with selectable µ-law and Alaw input/output. It conforms to ITU G.165/G.168 Digital Adaptive Echo Canceller specification for line echo delay up to 20ms. Using the command serial interface, each individual half-channel can be independently configured for ADPCM, conferencing and echo canceling features.

## Features

- 4 full channels of ITU G.726 ADPCM
- 4 full channels of ITU G.165/G.168 compliant echo cancellation with up to 20ms echo delay
- Fast and robust convergence for adaptive echo canceller, even in the presence of background noise •
- Nonlinear processing with adaptive suppression threshold and comfort noise generation for echo canceller •
- Per channel selectable µ-Law and A-law input/output •
- On-chip time slot assignment •
- Available internal clock generator and frame sync. generator •
- Simple 3-wire serial command port for chip configuration •
- Conferencing capabilities for up to 3 additional sound sources •

## Applications

- DECT
- VoIP / VoDSL
- Wireless telephone systems
- Wireless PBX systems •

#### **Default Settings**

- 4 channels of  $\mu$ -law PCM input on Xin in time slot 0, 1, 2, 3 •
- 4 channels of the corresponding ADPCM output at 32kbps on Xout in time slot 0, 1, 2, 3 •
- 4 channels of ADPCM input at 32kbps on Yin in time slot 0, 1, 2, 3 •
- 4 channels of corresponding PCM  $\mu$ -law output on Yout in time slot 0, 1, 2, 3 •
- Echo cancellation enabled for four channels •
- Conferencing disabled •

Note: To change the default settings, commands could be sent through the 3-wire interface.



## **PIN Description**

PIN	SYMBOL	TYPE	DESCRIPTION
16	XIN	Ι	X Channel Data In. Sampled on the falling edge of CLKP during
			selected time slots with MSB first.
20	XOUT	0	X Channel Data Out. Updated on the rising edge of CLKP during
			selected time slots with MSB first.
27	YIN	Ι	Y Channel Data In. Sampled on the falling edge of CLKA during
			selected time slots with MSB first.
on25	FSY	I/O	Y Channel Frame Sync. Master Y Channel Frame Sync. Signal
			followed by the first time slot of transmission. It can be either
			input or output by initial setup sequence.
24	YOUT	Ο	Y Channel Data Out. Updated on the rising edge of CLKA
			during selected time slots with MSB first.
2	RSTZ	Ι	<b>Reset</b> . Low active signal to force chip reset.
13	XTAL1/MCLK	Ι	Crystal In & Out. 14.318 MHz Crystal connected***.
12	XTAL2	0	
17	CLKP	I/O	PCM Clock. It can be either input created by external control
			circuit, or output generated by internal control circuit.
26	CLKA	I/O	ADPCM Clock. It can be either input created by external control
			circuit, or output generated by internal control circuit.
18	SYNC1	0	<b>Sync 1</b> . Frame sync. for 1 <sup>st</sup> CODEC.
15	SYNC2	0	<b>Sync 2</b> . Frame sync. for $2^{nd}$ CODEC.
11	SYNC3	0	<b>Sync 3</b> . Frame sync. for 3 <sup>rd</sup> CODEC.
10	SYNC4	0	Sync 4. Frame sync. for 4 <sup>th</sup> CODEC.
4	TM1	Ι	TM1 &TM0. Tie to Ground for normal operation.
3	TM0	Ι	
7	A1	I	A1 & A0. Address ID key for 3-wire serial port. If match, 3-wire
6	A0	I	serial port can be enabled for configuration.
22	SDI/SDO	I/O	Serial Data In. Data for configuration on the fly by 3-wire serial
			port. Sampled on the rising edge of SCLK with LSB first.
			Serial Data Out. Output data after sending Read Memory
			command by 3-wire serial port. Sampled on the rising edge of
21		т	SCLK with LSB first.
21	SCLK	Ι	<b>Serial Clock</b> . Used to write to the 3-wire serial port registers or
22	6067	т	output data from 3-wire serial port registers.
23	SCSZ	I	Serial Port Chip Select. Low active to enable 3-wire serial port.
28	VDD VD	-	Power. 3.3 Volts.
14	Vss1	-	Ground. 0 Volt.
19	Vss2	-	

\*\*\*For clock source other than 14.318MHz, please contact Atelic Systems.



#### **AT2004 PIN Assignment**





## AT2004 Function Block Diagram



\*\*Please refer to the next page



# Echo Canceller Block Diagram:



## Note:

- A dotted line with arrow mark indicate the control bit in the per channel control command, such as LawP, EC reset, LawA, ADPCM bypass, ADPCM reset, Channel bypass, Dc\_rmv, Comfort noise, NLP\_flag, EC bypass, Stepsize, Freeze and Tone\_flag. Please refer to page 10, 11 and 12 for detail information.
- Only one full channel is shown. AT2004 has additional capability to process up to 4 full channels simultaneously.



ATELIC 4 Channels ADPCM Processor with Echo Cancellation and Conferencing

#### Power

The AT2004 is powered by a 3.3 V source and draws 100 mA at full operation and < 1 mA in powerdown mode.

## Initialization

4.

There are two different classes of resets available on the AT2004 chip. For the default reset, hold the RSTZ pin low for 50 ms. This reset will bring the chip to a functioning default state. In the default state, the following parameters are set:

- Pins FSY, CLKP, CLKA default to input (chip will receive these signals from external source) 1.
- 2. 4 channels of 32k µ-law ADPCM decoder running on channels 0-3
- 3. 4 channels of 32k µ -law ADPCM encoder running on channels 4-7
  - 4 echo canceling-pairs defined as follows:
  - Channel 0 as reference for channel 4 a.
    - Channel 1 as reference for channel 5 b.
    - Channel 2 as reference for channel 6 c.
    - d. Channel 3 as reference for channel 7
- 5. No Conferencing is selected

A second type of reset involving the use of the 3-wire serial interface can also be used direct the pin I/O configurations of FSY, CLKP, and CLKA during reset.

#### AT2004 PIN I/O Configuration





## Chip ID Setup

The two Chip ID pins A0 and A1 (Pins 6,7) should also be set during chip initialization. The "Chip ID" is used to differentiate between AT2004 chips in a system that uses more than one AT2004 chip. When using only one chip, it is recommended to the A0 and A1 to digital zero. Thus, when programming the AT2004 chip, you can use the Chip ID = '00' to substitute wherever you see A1, A0.

The maximum number of AT2004 can be used in a system is 4, and a chip ID must be assigned to each AT2004 in a system. The format of A0 and A1 should be specified according to the following table:

A1	A0	Description
0	0	AT2004 chip ID=0
≀at <b>∂</b> Sh	eet4U	AT2004 chip ID=1
1	0	AT2004 chip ID=2
1	1	AT2004 chip ID=3

### **Programming the AT2004**

#### Using the Serial Port to Input Commands

Commands for the AT2004 are entered using the 3-wire Serial Interface. The "three wires" refer to the three pins which control the interface: SDI/SDO (Serial Data In/Serial Data Out), SCLK (Serial Clock), and SCSZ (Serial Chip Select). When SCSZ is enabled (low), the SDI is sampled every SCLK signal. Sampled bits are collected into an 8-bit register and read by the DSP. The SCSZ signal can be held more than 8-bits at a time in 8-bit multiples forming a COMMAND SEQUENCE. Different command sequences form the bulk of AT2004 programming.



## **Command Sequence Overview**

The AT2004 understands five different types of command sequences.

- 1. The PLL command sequences sets the operating speed of the chip.
- 2. The MCU7byte command sequence set the ADPCM algorithms, bit-slots, delay and EC's reference channel number.
- 3. The Per Channel Control command sequence sets the echo canceling options and other options in the chip.
- 4. The Conferencing command sequence sets the conferencing channels.



a. This command sequence also adjusts gain control

5. Chip Power-up and Power-down commands.

## **PLL Command Sequence**

The PLL Command Sequence is a 3-byte command sequence that sets the operating speed of the AT2004 to be a multiple of the input crystal Mhz.

Format of PLL Command Sequence										
Byte 1	Byte 1         0         1         F3         F2         F1         F0         A1         A0									
Byte 24	J. N6	N5	N4	N3	N2	N1	N0	M5		
Byte 3	Byte 3         M4         M3         M2         M1         M0         P2         P1         P0									

A[1:0] refers to the chip ID (please refer to section talking about chip ID)

N[6:0] = n, binary number used for frequency multiplier

M[5:0] = m, binary number used for frequency divider

P[2:0] = table specialized frequency divider (please refer to table).

F[3:0] = Divider for CLKP & CLKA Generator. f(CLKA/CLKP) = f(XTAL) / F[3:0]

	Table for P, frequency multiplier
$\mathbf{P} = 0$	Bypass, PLLclk = XTALclk regardless of N, M.
P = 1	16
P = 2	8
P = 3	4
P = 4	2
P = 5	1
P = 6	No PLLclk, PLLclk = $0$ Hz (chip disabled!)
P = 7	No PLLclk, PLLclk = $0$ Hz (chip disabled!)

The system clock uses **N**, **M**, and **P** to determine the speed of the system clock using the following formula: System Clock =  $(Crystal_clk * N * 4) / (M * P)$ 

By default, the chip is set to run at 86 Mhz using a 14.3 Mhz crystal input.

## **MCU7byte Command Sequence**

This command sequence allows the user to specify the ADPCM algorithm, I/O bit-slots, delay and EC's reference channel number. The command sequence length is variable, and is dependent on the number of channels that are specified. The command sequence consists of a header byte, a data portion consisting of 7 bytes for every channel specified, and a footer byte. The total number of bytes in the command sequence will be 2+7N where N = number of half channels specified.

The channels should be sorted by the user in increasing order of 'Input Begin Bit'. All the YIN channels should be placed in sorted order before all the XIN channels.

Below is a sample of MCU7byte command sequence for two 'half channels'.



	Command Byte [7:0]								Description				
	0 0	0	0	0	0	A1	Α	0	Chip Setup Command Header with A1, A0 chip ID				
	In/Ou	t Conf_ind	ADPCM_ind	EC	EC ref. chan. #				Channel In/Out source, Conferencing/ADPCM indicator and EC's				
									reference Channel #.				
	0 De	c 0	1	1	1	R	ate		ADPCM, configuration command for Channel #0				
ta			Delay (ms)						Specify delay for EC, should be multiple of 2ms				
0 Data		]	nput Begin Bit						These commands specify the begin and ending bits of input data and				
10			Input End Bit						output data for channel #0				
Chan Core			utput Begin Bit										
.va@si	leet40.ct		Output End Bit			-							
	In/Ou	t Conf_ind	ADPCM_ind	0	0	0	0	)	Channel In/Out source, Conferencing/ADPCM indicator and EC's				
									reference Channel #.				
	0 De	c 0	1	1	1	R	ate		ADPCM, configuration command for Channel #1				
ta			Delay (ms)						Specify delay for EC, should be multiple of 2ms				
Data	Input Begin Bit								These commands specify the begin and ending bits of input data and				
	- Input End Bit								output data for channel #1				
Chan	Coutput Begin Bit												
0		(	Output End Bit										
	1 1	1	1	1	1	1	1	L T	Footer of Chip Setup.				

Note: The format of data fields In/Out, Conf\_ind, ADPCM\_ind, EC ref. Chan. #, Dec, Rate and Delay are specified below.

In/Out		Description
0	0	Input on Xin, Output on Xout
0	1	Input on Xin, Output on Yout
1	0	Input on Yin, Output on Xout
1	1	Input on Yin, Output on Yout

Default: Input is on Xin, Output is on Xout for ADPCM encoding functions. Input is on Yin, Output is on Yout for ADPCM decoding functions.

Conf_ind	Description
0	No resource is allocated
	for conferencing operation
1	Allocate resource for
	conferencing operation

Default: 0, no resource is allocated for conferencing

ADPCM_ind	Description
0	No resource is allocated
	for ADPCM operation
1	Allocate resource for
	ADPCM operation
DC 1/ 1 11	

Default: 1, allocate resource for ADPCM operation

"EC ref. Chan. #" specifies the channel number from which the echo canceller derives its reference signal.

Dec	Description
0	ADPCM (Input is PCM, Output is ADPCM) encode
	channel
1	ADPCM (Input is ADPCM, Output is PCM) decode
	channel



Default: 1 for channel 0, 1, 2, 3; 0 for channel 4, 5, 6, 7.

Rate		Description
0	0	16k ADPCM bitrate
0	1	24k ADPCM bitrate
1	0	32k ADPCM bitrate
1	1	40k ADPCM bitrate

Default: 10 for 32k ADPCM bit-rate

By default, 8 half-channels are specified. The first 4 half-channels are configured as ADPCM decode and the second 4 half-channels are configured as ADPCM encode.

"Delay" specifies the echo delay in unit of ms. A nonzero "delay" means AT2004 will allocate system resource to this channel to perform echo cancellation. All nonzero "delay" should be at least 8ms and be an even number.

### Per Channel Control Command Sequence

The Per Channel Control command sequence allows the user to specify lots of parameters for each half channel. The command sequence length is variable, and is dependent on the number of channels that are specified. The format of the command consists of a header, a begin channel number byte, and a data portion containing information of each channel. The total number of bytes in the command sequence will be 2+2N where N = number of half channels specified.

					Description					
		0	0	1	1	0	0	A1	A0	Per Channel Control
										command Header with A1,
										A0 chip ID
				Chai	nnel Configu	uration Begi	n			To begin on first channel, set
										to 0
	High	Channel	Stepsize2	Stepzise1	Comfort	Comfort	Dc_rmv	NLP_flag	Freeze	Configuration for channel 0
	Byte	Bypass			Noise2	Noise1				
Ch0	Low	EC	Tone_flag	EC	ADPCM	ADPCM	LawA	LawP	Idle	
	Byte	bypass		Reset	Reset	Bypass				
	High	Channel	Stepsize2	Stepzise1	Comfort	Comfort	Dc_rmv	NLP_flag	Freeze	Configuration for channel 1
	Byte	Bypass			Noise2	Noise1				
Ch1	Low	EC	Tone_flag	EC	ADPCM	ADPCM	LawA	LawP	Idle	
	Byte	bypass		Reset	Reset	Bypass				

Below is a sample of Per Channel Control command sequence for two half channels.

Note: The format of each data fields like channel bypass, stepsize2, stepsize1, comfort noise2, comfort noise1, dc\_rmv, NLP\_flag, freeze, EC bypass, tone\_flag, EC reset, ADPCM reset, ADPCM bypass, lawA, lawP and idle, are specified below.

Channel bypass	Description
0	Normal operation
1	Totally bypass, output is same as input

Default: 0

When channel bypass bit is set, the output of the channel will be derived directly from the input instead of from normal operation's output. Note that the normal operation of the channel is still performed according to the programmed operation for each individual function in the channel.



_		
Stepsize2/Stepsize1		Description
0	0	Gain is +3dB of normal case
0	1	Normal case (default setting)
1	0	Gain is -3dB of normal case
1	1	Gain is -6 dB of normal case

Default: 01 for normal case.

Stepsize control the adaptation speed of adaptive filter. Default setting is the empirically chosen optimal setting. Reduce the stepsize will make echo canceller more stable (robust), however, it will take longer time to converge. Increase the stepsize will have opposite effect.

v.C	Comfort_noise2/Comfort_noise1		Description
	0	0	No comfort noise generation
	0	1	Pseudo random noise
	1	0	Noise generated by clipping
	1	1	Not defined

Default: 10 for noise generated by clipping.

AT2004 supports two comfort noise generation schemes. One is by generating pseudo random noise with energy matched to the energy of background noise. The other one is by clipping the signal to the level of background noise. The later one is chosen as default setting because it sounds subjectively better.

Dc_rmv	Description
0	Disable Dc remover
1	Enable Dc remover
Default: 1	

NLP_flag	Description
0	Disable NLP processing
1	Enable NLP processing

Default: 1

NLP (Non Linear Processing) is to block the small amount of residual echo which may be still audible. When NLP is enabled, user can further enable or disable comfort noise generation. When NLP is disabled, there will be no comfort noise generation.

Freeze	Description	
0	Normal operation	
1	Coefficient of adaptive filter is frozen (no adaptation)	
Defaulte 0		

Default: 0

EC	Description		
bypass			
0	Normal operation of echo cancellation		
1	Echo canceller's output is derived directly from dc		
	remover output		
D.f14.	D-flt. 0		

Default: 0

Tone_flag	Description
0	Disable tone detection
1	Enable tone detection
Default: 1	



	Description
reset	
0	Normal operation without reset of echo cancellation
1	Reset echo canceller internal states, the output of echo canceller is "0"
Defaul	t• 1

Default: I

	ADPCM	Description
	reset	
www.D	ataSl <b>0</b> eet4U	Normal operation without reset of ADPCM
	1	Reset ADPCM internal states

Default: 1

When ADPCM reset bit is '1', ADPCM encoder will output "ff", ADPCM decoder will output "ff" for u-law and "d5" for A-law.

ADPCM	Description
bypass	
0	Normal operation with ADPCM
1	Bypass ADPCM

Default: 0

LawA	Description
0	ADPCM side u-law
1	ADPCM side A-law
Default: 0	

LawP	Description
0	PCM side u-law
1	ADPCM side A-law

Default: 0

Idle	Description
0	Normal operation
1	The output is tri-state during its time slot. Once this bit is cleared, it will
	come back to normal operation
Defau	

Default: 0

## **Conferencing Command Sequence**

The Conferencing Command Sequence allows the user to specify up to three different conferencing sources for conferencing with the current channel. Conferencing Command Sequences length is variable, and is dependent on the number of channels that are specified. The format of the conferencing command consists of a header, a begin channel number byte, and a data portion containing conferencing command reference pair information. The data portion also contains information for Gain control configuration.

A sample 4 'half-channel' conferencing command is given below.



	Command Byte[7:0]					Description	
	0 0	0 1 0 0 0 A1 A0		A0	Conferencing Header & Chip ID		
	Channel Configuration Beg			Begin		To begin on first channel, set to 0	
Ch0	Gain	Conf. Mode Chan #1		1	Conferencing command for channel 0		
	Chan #2		Chan #3		3		
Ch1	Gain	Conf.	Mode	Mode Chan #1		1	Conferencing command for channel 1
	(	Chan #2	2	Chan #3		3	
Ch2	Gain	Conf.	Mode	Chan #1		1	Conferencing command for channel 2
	Chan #2		Chan #3		3		
Ch3	Gain Conf. Mode		Chan #1		1	Conferencing command for channel 3	
and one	Chan #2		C	'han #	3		

Note: Chan #1, Chan #2 and Chan #3 are channel number of conferencing resource with current channel. The format of data fields gain and conf. mode are specified below.

The Gain of the channel is set according to the following table:

I	Gain[1:0]		Description			
	0 0		Gain = 0dB			
	0 1		Gain = +6dB			
	1	0	Gain = -12dB			
	1	1	Gain = -6dB			

Default: gain is set to 0dB.

The Conf. mode of the channel is set according to the following table:

Conf. m	node[1:0]	Description
0 0		Disable conferencing
0	1	One channel (specified by Chan #1) is used for conferencing
1	0	Two channels (specified by Chan #1, Chan #2) is used for conferencing
1	1	Three channels (specified by Chan #1, Chan #2, Chan #3) is used for conferencing

#### **Chip Power-up Power-down command**

The chip power-up / power-down command is a single command byte which enables and disables the AT2004 chip.

Power-up chip mode will:

- 1. Stop the sample processing
- 2. Power-up the PLL to the specified multiplier frequency
- 3. Reset algorithms on the chip.

Power-down chip mode will:

- 1. Stop the sample processing.
- 2. Switch the system clock to the power down clock running approximately at 125 Hz.

```
0 0 0 1 0 A1 A0 Power-up Chip Command
```

0 0 0 0 1 0 A1 A0 Power-down Chip Command

Note: A1, A0 refers to the chip ID.



## **Reference Designs and Additional Notes**

Sample Usage of Echo Canceling

Echo Cancellation Configuration

ww.DataSheet4U.com



Note: EC: echo cancellation ERL: echo return loss ADC: analog to digital conversion DAC: digital to analog conversion



## Using the AT2004 with other combo chips



#### Note:

SDI, SCLK, SCSZ are for 3-wire commands and should be connected to microcontroller I/O pins. CLKA and FSY.

Typical application of default setting uses National single channel Combo (Quad Combo can be used to replace the 4 single Combo)

When there are multiple AT2004 used on the same systems, A1, A0 are used to identify the chip. A1, A0 are for chip ID. Values are from 00-03. They should be connected to microcontroller I/O lines or wired to either

VCC or ground.



# **Conferencing Diagram**



#### Sample Command Sequences:

## ADPCM, conferencing, echo canceling, 32k, mLaw, 8-half channels:

For convenience, each half duplex channel is assigned a number corresponding to the internal processing order of the channels. Channels 0 through Channel 3 correspond with ADPCM decode channels and Channels 4 through Channel 7 corresponds with ADPCM encode channels.

The following is brief description of what each half duplex channel is running:

Channe	0: (decode ADPCM chan	nel)
	Conferencing:	Conferencing Disabled.
	Gain Adjustment:	No output PCM gain adjustment (0 db gain).
	Echo Canceling:	Channel 0 is a decode channel, thus output value is saved as a reference sample.
		Delay (0)
	MCU7byte Command:	
		• Decode (i.e. input is ADPCM sample sequence)
		• u-Law output, 32k ADPCM algorithm.
		• Input time slot: @yin[0:3] (beginning bit=0, ending bit=3)
		• Output time slot: @yout[0:7] (beginning bit=0, ending bit=7)
Channe	1: (decode ADPCM chan	
	Conferencing:	Conferencing Disabled.
	Gain Adjustment:	No output PCM gain adjustment (0 db gain).
	Echo Canceling:	Channel 1 is a decode channel, thus output value is saved as a reference sample.
	C	Delay (0)
	MCU7byte Command:	
	-	• Decode
		• u-Law output, 32k ADPCM algorithm.
		• Input time slot: @yin[16:19]
		• Output time slot: @yout[16:23]
Channe	2: (decode ADPCM chan	
	Conferencing:	Channel 0 + Channel 1 + Channel 4. (Note that conferencing always includes its own channel, in this
	C	case ch 2).
	Gain Adjustment:	No output PCM gain adjustment (0 db gain).
	Echo Canceling:	Channel 2 is a decode channel, thus output value is saved as a reference sample.
	C	Delay (0)
	MCU7byte Command:	
	-	• Decode
		• u-Law output, 32k ADPCM algorithm.
		• Input time slot: @yin[32:35]
		• Output time slot: @yout[32:39]
Channe	3: (decode ADPCM chan	
	Conferencing:	Channel 4 + Channel 5 + Channel 6
	Gain Adjustment:	No output PCM gain adjustment (0 db gain).
	Echo Canceling:	Channel 3 is a decode channel, thus output value is saved as a reference sample.
	C	Delay (0)
	MCU7byte Command:	
	·	• Decode
		• u-Law output, 32k ADPCM algorithm.
		• Input time slot: @yin[48:51]
		• Output time slot: @yout[48:55]



#### Channel 4: (encode ADPCM channel)

Conferencing Disabled.
No output PCM gain adjustment (0 db gain).
Echo canceling enabled with reference sample from Channel 0.
Delay (8ms)
Denty (onis)
• Encode (i.e. output is ADPCM sample sequence)
• u-Law input, 32k ADPCM algorithm.
• Input time slot: @xin[0:7]
• Output time slot: @xout[0:3]
nnel)
Conferencing Disabled.
No output PCM gain adjustment (0 db gain).
Echo canceling enabled with reference sample from Channel 1.
Delay (8ms)
• Encode (i.e. output is ADPCM sample sequence)
<ul> <li>u-Law input, 32k ADPCM algorithm.</li> </ul>
• Input time slot: @xin[16:23]
• Output time slot: @xout[16:19]
nnel)
Channel 0 + Channel 1 + Channel 5.
No output PCM gain adjustment (0 db gain).
Echo canceling enabled with reference sample from Channel 2.
Delay (8ms)
• Encode (i.e. output is ADPCM sample sequence)
• u-Law input, 32k ADPCM algorithm.
• Input time slot: @xin[32:39]
• Output time slot: @xout[32:35]
nnnel)
Channel 4 + Channel 5 + Channel 0.
No output PCM gain adjustment (0 db gain).
Echo canceling enabled with reference sample from Channel 3.
•
Delay (8ms)
Delay (8ms)
•
Delay (8ms)
<ul><li>Delay (8ms)</li><li>Encode (i.e. output is ADPCM sample sequence)</li></ul>
<ul> <li>Delay (8ms)</li> <li>Encode (i.e. output is ADPCM sample sequence)</li> <li>u-Law input, 32k ADPCM algorithm.</li> </ul>

The following is command sequences of conferencing, per channel control and mcu7byte:

Command bytes sequence specifying conferencing.

- 20 // Begin conferencing command. This byte is fixed.
- 00 // This byte is fixed (usually begin specifying at channel 0).
- 00 // 0 channel high byte. Conferencing is disabled.
- 00 // 0 channel low byte
- 00 // 1 channel high byte
- 00 // 1 channel low byte



# AT2004 4 Channels ADPCM Processor with Echo Cancellation and Conferencing

- 30 // 2 channel high byte. Conferencing with Chan 0. 14 // 2 channel low byte. Conferencing with Chan 1 and Chan 4. 34 // 3 channel high byte. Conferencing with Chan 4. 56 // 3 channel low byte. Conferencing with Chan 5 and Chan 6. 00 // 4 channel high byte 00 // 4 channel low byte 00 // 5 channel high byte 00 // 5 channel low byte
- 30 // 6 channel high byte. Conferencing with Chan 0.
- 15 // 6 channel low byte. Conferencing with Chan 1 and Chan 5.
- w.DataSh34t4U//7rchannel high byte. Conferencing with Chan 4.
  - 50 // 7 channel low byte. Conferencing with Chan 5 and Chan 0.

Command bytes specifying per channel control

- 30 // Begin per channel control. This byte is fixed.
- 00 // begin at 0 channel. This byte is usually fixed (usually begin specifying at 0).
- 36 // 0 channel high byte.
- 70 //0 channel low byte.
- 36 // 1 channel high byte.
- 70 // 1 channel low byte.
- 36 // 2 channel high byte.
- 70 // 2 channel low byte.
- 36 // 3 channel high byte.
- 70 // 3 channel low byte.
- 36 // 4 channel high byte.
- 70 // 4 channel low byte.
- 36 // 5 channel high byte.
- 70 // 5 channel low byte.
- 36 // 6 channel high byte.
- 70 // 6 channel low byte.
- 36 // 7 channel high byte.
- 70 // 7 channel low byte.

Command bytes specifying mcu7byte definition.

- 00 // begin mcu7byte definition.
- D0 // [7]: input; [6]:output; 0==X; 1==Y, channel 0, yin-yout
- 5E // Algorithm Setup, default value = 5EH for expand
- 00 // Delay
- 00 // Begin input slot bit, ADPCM
- 03 // End input slot bit, ADPCM
- 00 // Begin output slot bit, PCM
- 07 // End output slot bit, PCM
- D0 // [7]: input; [6]:output; 0==X; 1==Y, channel 1, yin-yout
- 5E // Algorithm Setup, default value = 5EH for expand
- 00 // Delay
- // Begin input slot bit, ADPCM 10
- // End input slot bit, ADPCM 13
- // Begin output slot bit, PCM 10
- 17 // End output slot bit, PCM
- // [7]: input; [6]:output; 0==X; 1==Y, channel 2, yin-yout F0



# AT2004 4 Channels ADPCM Processor with Echo Cancellation and Conferencing

- 5E // Algorithm Setup, default value = 5EH for expand
- 00 // Delay
- 20 // Begin input slot bit, ADPCM
- 23 // End input slot bit, ADPCM
- 20 // Begin output slot bit, PCM
- 27 // End output slot bit, PCM
- D0 // [7]: input; [6]:output; 0==X; 1==Y, channel 3, yin-yout
- 5E // Algorithm Setup, default value = 5EH for expand
- 00 // Delay
- 30 // Begin input slot bit, ADPCM
- h33t4U // End input slot bit, ADPCM
- 30 // Begin output slot bit, PCM
- 37 // End output slot bit, PCM
- 10 // [7]: input; [6]:output; 0==X; 1==Y, channel 4, xin-xout
- 1E // Algorithm Setup, default value = 1EH for compress
- 08 // Delay
- 00 // Begin input slot bit, PCM
- 07 // End input slot bit, PCM
- 00 // Begin output slot bit, ADPCM
- 03 // End output slot bit, ADPCM
- 11 // [7]: input; [6]:output; 0==X; 1==Y, channel 5, xin-xout
- 1E // Algorithm Setup, default value = 1EH for compress
- 08 // Delay
- 10 // Begin input slot bit, PCM
- 17 // End input slot bit, PCM
- 10 // Begin output slot bit, ADPCM
- 13 // End output slot bit, ADPCM
- 32 // [7]: input; [6]:output; 0==X; 1==Y, channel 6, xin-xout
- 1E // Algorithm Setup, default value = 1EH for compress
- 08 // Delay
- 20 // Begin input slot bit, PCM
- 27 // End input slot bit, PCM
- 20 // Begin output slot bit, ADPCM
- 23 // End output slot bit, ADPCM
- 33 // [7]: input; [6]:output; 0==X; 1==Y, channel 7, xin-xout
- 1E // Algorithm Setup, default value = 1EH for compress
- 08 // Delay
- 30 // Begin input slot bit, PCM
- 37 // End input slot bit, PCM
- 30 // Begin output slot bit, ADPCM
- 33 // End output slot bit, ADPCM
- FF // End of mcu7byte commands



## **Electrical Characteristics:**

#### **DC Electrical Characteristics**

DC Electrical Characteristics (V <sub>DD</sub> =3.3V+20%								
Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes		
Active Supply Current	Ivcc		40		mA	1,2		
Power down	I <sub>VCCPD</sub>		< 1		mA	3		
Input Leakage	II	-1.0		+1.0	μA			
Output Leakage	Io	-1.0		+1.0	μA	4		
Output Current (2.4V)	I <sub>OH</sub>		1.2		mA			
Output Current (0.4 v)	I <sub>OL</sub>		4		mA		]	

Notes:

1. CLKP = CLKA = 2.048MHz; MCLK = 10MHz.

2. Outputs open; inputs swinging full supply levels; 4 channel full duplex operation.

3. Power down; Xtal = high; fsy, CLKA, CLKP all 0.

4. Xout and Yout are 3-stated.

#### **PCM Interface**

**AC Electrical Characteristics** 

 $(0^{\circ}C \text{ to } 70^{\circ}C)$  $(V_{DD}=3.3V+20\%-10\%)$ 

Symbol	Minimum	Typical	Maximum	Units	Notes
t <sub>PXY</sub>	244		3906	ns	1
t <sub>WXYL</sub>	100			ns	
t <sub>WXYH</sub>					
t <sub>RXY</sub>		10	20	ns	
t <sub>FXY</sub>					
t <sub>HOLD</sub>	0			ns	2
t <sub>SF</sub>	50			ns	2
t <sub>SD</sub>	50			ns	2
t <sub>HD</sub>	50			ns	2
	t <sub>PXY</sub> t <sub>WXYL</sub> t <sub>WXYH</sub> t <sub>RXY</sub> t <sub>FXY</sub> t <sub>HOLD</sub> t <sub>SF</sub>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Notes:

Delay Time from CLKP,

CLKA to Valid Xout, Yout

1. Maximum width of FSY is CLKP/CLKA period (except for signaling frame).

10

t<sub>DXYO</sub>

2. Measured at  $V_{IH} = 2.0V$ ,  $V_{IL} = 0.8V$ , and 10ns maximum rise and fall times.

3. Load = 150 pF + 2LSTTL loads.

4. For LSB of PCM or ADPCM byte.

150

3

ns

#### $(0^{\circ}C \text{ to } 70^{\circ}C)$



Master Clock/Reset(0°C to 70°AC Electrical Characteristics(V <sub>DD</sub> =3.3V+20%-1)									
Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes			
MCLK	t <sub>PM</sub>	69.84	100	125	ns	1			
Period									
MCLK	t <sub>RM</sub> , t <sub>FM</sub>			10	ns				
Rise/Fall									
Times									
RSTZ <sup>t4U.com</sup>	t <sub>RST</sub>	1			ms				
Pulse									
Width									

Note:

1. MCLK = 14MHz or 10MHz.

#### **Serial Port AC Electrical Characteristics**

 $(0^{\circ}C \text{ to } 70^{\circ}C)$  $(V_{DD}=3.3V+20\%-10\%)$ 

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
SDI to SCLK Set Up	t <sub>DC</sub>	55			ns	1
SCLK Period	t <sub>P</sub>	1			μs	1
SCLK to SDI Hold	t <sub>CDH</sub>	55			ns	1
SCLK Low Time	t <sub>CL</sub>	250	500		ns	1
SCLK High Time	t <sub>CH</sub>	250	500		ns	1
SCLK Rise and Fall Time	t <sub>R</sub> , t <sub>F</sub>			100	ns	1
SCSZ to SCLK Setup	t <sub>CC</sub>	50			ns	1
SCLK to SCSZ Hold	t <sub>CCH</sub>	250			ns	1
SCSZ Inactive Time	t <sub>CWH</sub>	250			ns	1
SCLK Setup to SCSZ	t <sub>SCC</sub>	50			ns	1
Falling						

Note:

1. Measured at  $V_{\rm IH}\!=\!2.0V,\,V_{\rm IL}\!=\!0.8V,$  and 10ns maximum rise and fall time.



# **Timing Diagrams**

## Master Clock/Reset AC Timing Diagram



Note: SCLK may be either high or low when SCSZ is taken low.

©2001 Atelic System, Inc

## PCM Interface AC Timing Diagram

t<sub>PXY</sub> <sup>t</sup>HOLD t<sub>WXYH</sub> VXYI CLKP CLKA FSY ◀ t<sub>HF</sub> FSY t<sub>HF</sub> ◀ XIN (MSB) YIN ◀ ⋗⋖ 3-STATE XOUT (MSB) YOUT Ì t<sub>DXYO</sub> t<sub>DXYZ</sub> ►

www.DataSheet4U.com



## **Package Information**

28 Pin SOP AT2004 Package Information









	Min	Normal	Max			
Α	2.286	2.337	2.388			
В	0.305	0.406	0.508			
С	0.991	1.041	1.092			
D	17.856	17.907	17.958			
Е	7.442	7.493	7.544			
eВ	10.312	10.414	10.516			
F	0.635					
G	1.194	1.27	1.346			
Dimension in mm.						