


**SRAM MODULE 512KByte (128K x 32-Bit) 3.3V, 64Pin-SIMM**
**Part No. HMS12832M4V**

## GENERAL DESCRIPTION

The HMS12832M4V is a high-speed static random access memory (SRAM) module containing 131,072 words organized in a x32-bit configuration. The module consists of four 128K x 8 SRAMs mounted on a 64-pin, single-sided, FR4-printed circuit board.

PD0 and PD1 identify the module's density allowing interchangeable use of alternate density, industry- standard modules. Four chip enable inputs, (/CE1, /CE2, /CE3 and /CE4) are used to enable the module's 4 bytes independently. Output enable(/OE) and write enable(/WE) can set the memory input and output.

Data is written into the SRAM memory when write enable (/WE) and chip enable (/CE) inputs are both LOW. Reading is accomplished when /WE remains HIGH and /CE and output enable (/OE) are LOW.

For reliability, this SRAM module is designed as multiple power and ground pin. All module components may be powered from a single +3.3V DC power supply and all inputs and outputs are fully TTL-compatible.

## FEATURES

- w Access times : 8, 10, 12, 15 and 20ns
- w High-density 512KByte design
- w High-reliability, high-speed design
- w Single + 3.3V  $\pm 0.3V$  power supply
- w Easy memory expansion with /CE and /OE functions
- w All inputs and outputs are TTL-compatible
- w Industry-standard pinout
- w FR4-PCB design

## PIN ASSIGNMENT

| PIN | SYMBOL | PIN | SYMBOL | PIN | SYMBOL | PIN | SYMBOL |
|-----|--------|-----|--------|-----|--------|-----|--------|
| 1   | Vss    | 17  | A2     | 33  | /CE4   | 49  | A4     |
| 2   | NC     | 18  | A9     | 34  | /CE3   | 50  | A11    |
| 3   | NC     | 19  | DQ12   | 35  | NC     | 51  | A5     |
| 4   | DQ0    | 20  | DQ4    | 36  | A16    | 52  | A12    |
| 5   | DQ8    | 21  | DQ13   | 37  | /OE    | 53  | Vcc    |
| 6   | DQ1    | 22  | DQ5    | 38  | Vss    | 54  | A13    |
| 7   | DQ9    | 23  | DQ14   | 39  | DQ24   | 55  | A6     |
| 8   | DQ2    | 24  | DQ6    | 40  | DQ16   | 56  | DQ20   |
| 9   | DQ10   | 25  | DQ15   | 41  | DQ25   | 57  | DQ28   |
| 10  | DQ3    | 26  | DQ7    | 42  | DQ17   | 58  | DQ21   |
| 11  | DQ11   | 27  | Vss    | 43  | DQ26   | 59  | DQ29   |
| 12  | Vcc    | 28  | /WE    | 44  | DQ18   | 60  | DQ22   |
| 13  | A0     | 29  | A15    | 45  | DQ27   | 61  | DQ30   |
| 14  | A7     | 30  | A14    | 46  | DQ19   | 62  | DQ23   |
| 15  | A1     | 31  | /CE2   | 47  | A3     | 63  | DQ31   |
| 16  | A8     | 32  | /CE1   | 48  | A10    | 64  | Vss    |

## OPTIONS

### w Timing

|             |     |
|-------------|-----|
| 8ns access  | - 8 |
| 10ns access | -10 |
| 12ns access | -12 |
| 15ns access | -15 |
| 20ns access | -20 |


### w Packages

|             |   |
|-------------|---|
| 64-pin SIMM | M |
|-------------|---|

## MARKING

SIMM  
TOP VIEW

## FUNCTIONAL BLOCK DIAGRAM



## TRUTH TABLE

| MODE         | /OE | /ICE | /WE | DQ     | POWER   |
|--------------|-----|------|-----|--------|---------|
| STANDBY      | X   | H    | X   | HIGH-Z | STANDBY |
| NOT SELECTED | H   | L    | H   | HIGH-Z | ACTIVE  |
| READ         | L   | L    | H   | Dout   | ACTIVE  |
| WRITE        | X   | L    | L   | Din    | ACTIVE  |

**ABSOLUTE MAXIMUM RATINGS\***

| PARAMETER                             | SYMBOL       | RATING                                    |
|---------------------------------------|--------------|-------------------------------------------|
| Voltage on Any Pin Relative to Vss    | $V_{IN,OUT}$ | -0.5V to 4.6V                             |
| Voltage on Vcc Supply Relative to Vss | $V_{CC}$     | -0.5V to 4.6V                             |
| Power Dissipation                     | $P_D$        | 4.0W                                      |
| Storage Temperature                   | $T_{STG}$    | -65 <sup>0</sup> C to +150 <sup>0</sup> C |
| Operating Temperature                 | $T_A$        | 0 <sup>0</sup> C to +70 <sup>0</sup> C    |

w Stresses greater than those listed under " Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS (  $T_A=0$  to 70 <sup>0</sup> C )**

| PARAMETER          | SYMBOL   | MIN   | TYP. | MAX                |
|--------------------|----------|-------|------|--------------------|
| Supply Voltage     | $V_{CC}$ | 3.0V  | 3.3V | 3.6V               |
| Ground             | $V_{SS}$ | 0     | 0    | 0                  |
| Input High Voltage | $V_{IH}$ | 2.2   | -    | $V_{CC}+0.5V^{**}$ |
| Input Low Voltage  | $V_{IL}$ | -0.5* | -    | 0.8V               |

\*  $V_{IL}(\text{Min.}) = -2.0V$  ac (Pulse Width  $\leq 10ns$ ) for  $I \leq 20$  mA

\*\*  $V_{IH}(\text{Min.}) = V_{CC}+2.0V$  ac (Pulse Width  $\leq 10ns$ ) for  $I \leq 20$  mA

**DC AND OPERATING CHARACTERISTICS (1)(0<sup>0</sup>C  $\leq T_A \leq 70$  <sup>0</sup>C ;  $V_{CC} = 3.3V \pm 10\%$  )**

| PARAMETER              | TEST CONDITIONS                                                              | SYMBOL   | MIN | MAX | UNITS   |
|------------------------|------------------------------------------------------------------------------|----------|-----|-----|---------|
| Input Leakage Current  | $V_{IN}=V_{SS}$ to $V_{CC}$                                                  | $IL_I$   | -8  | 8   | $\mu A$ |
| Output Leakage Current | $/CE=V_{IH}$ or $/OE=V_{IH}$ or $/WE=V_{IL}$<br>$V_{OUT}=V_{SS}$ to $V_{CC}$ | $IL_O$   | -8  | 8   | $\mu A$ |
| Output High Voltage    | $I_{OH} = -4.0mA$                                                            | $V_{OH}$ | 2.4 |     | V       |
| Output Low Voltage     | $I_{OL} = 8.0mA$                                                             | $V_{OL}$ |     | 0.4 | V       |

\*  $V_{CC}=3.3V$ , Temp=25 <sup>0</sup>C

**DC AND OPERATING CHARACTERISTICS (2)**

| DESCRIPTION                    | TEST CONDITIONS                                                                        | SYMBOL    | MAX |     |     | UNIT |
|--------------------------------|----------------------------------------------------------------------------------------|-----------|-----|-----|-----|------|
|                                |                                                                                        |           | -8  | -10 | -12 |      |
| Power Supply Current:Operating | Min. Cycle, 100% Duty<br>$/CE=V_{IL}$ , $V_{IN}=V_{IH}$ or $V_{IL}$ ,<br>$I_{OUT}=0mA$ | $I_{CC}$  | 640 | 620 | 600 | mA   |
| Power Supply Current:Standby   | Min. Cycle, $/CE=V_{IH}$                                                               | $I_{SB}$  | 200 | 200 | 200 | mA   |
|                                | $f=0MHz$ , $/CE \geq V_{CC}-0.2V$ ,<br>$V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$ | $I_{SB1}$ | 20  | 20  | 20  | mA   |



**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

| DESCRIPTION               | TEST CONDITIONS     | SYMBOL    | MAX | UNIT |
|---------------------------|---------------------|-----------|-----|------|
| Input /Output Capacitance | $V_{I/O}=0\text{V}$ | $C_{I/O}$ | 32  | PF   |
| Input Capacitance         | $V_{IN}=0\text{V}$  | $C_{IN}$  | 24  | PF   |

\* NOTE : Capacitance is sampled and not 100% tested

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ;  $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ , unless otherwise specified)**Test conditions**

| PARAMETER                                | VALUE     |
|------------------------------------------|-----------|
| Input Pulse Level                        | 0V to 3V  |
| Input Rise and Fall Time                 | 3ns       |
| Input and Output Timing Reference Levels | 1.5V      |
| Output Load                              | See below |



www.DataSheet4U.com

**READ CYCLE**

| PARAMETER                       | SYMBOL    | -10 |     | -12 |     | -15 |     | UNIT |
|---------------------------------|-----------|-----|-----|-----|-----|-----|-----|------|
|                                 |           | MIN | MAX | MIN | MAX | MIN | MAX |      |
| Read Cycle Time                 | $t_{RC}$  | 10  |     | 12  |     | 15  |     | ns   |
| Address Access Time             | $t_{AA}$  |     | 10  |     | 12  |     | 15  | ns   |
| Chip Select to Output           | $t_{CO}$  |     | 10  |     | 12  |     | 15  | ns   |
| Output Enable to Output         | $t_{OE}$  |     | 5   |     | 6   |     | 7   | ns   |
| Output Enable to Low-Z Output   | $t_{OLZ}$ | 0   |     | 0   |     | 0   |     | ns   |
| Chip Enable to Low-Z Output     | $t_{LZ}$  | 3   |     | 3   |     | 3   |     | ns   |
| Output Disable to High-Z Output | $t_{OHZ}$ | 0   | 5   | 0   | 6   | 0   | 7   | ns   |
| Chip Disable to High-Z Output   | $t_{HZ}$  | 0   | 5   | 0   | 6   | 0   | 7   | ns   |
| Output Hold from Address Change | $t_{OH}$  | 3   |     | 3   |     | 3   |     | ns   |
| Chip Select to Power Up Time    | $t_{PU}$  | 0   |     | 0   |     | 0   |     | ns   |
| Chip Select to Power Down Time  | $t_{PD}$  | -   | 10  |     | 12  |     | 15  | ns   |

**WRITE CYCLE**

| PARAMETER                     | SYMBOL    | -10 |     | -12 |     | -15 |     | UNIT |
|-------------------------------|-----------|-----|-----|-----|-----|-----|-----|------|
|                               |           | MIN | MAX | MIN | MAX | MIN | MAX |      |
| Write Cycle Time              | $t_{WC}$  | 10  |     | 12  |     | 15  |     | ns   |
| Chip Select to End of Write   | $t_{CW}$  | 6   |     | 8   |     | 10  |     | ns   |
| Address Set-up Time           | $t_{AS}$  | 0   |     | 0   |     | 0   |     | ns   |
| Address Valid to End of Write | $t_{AW}$  | 7   |     | 8   |     | 9   |     | ns   |
| Write Pulse Width             | $t_{WP}$  | 7   |     | 8   |     | 9   |     | ns   |
| Write Recovery Time           | $t_{WR}$  | 0   |     | 0   |     | 0   |     | ns   |
| Write to Output High-Z        | $t_{WHZ}$ | 0   | 5   | 0   | 6   | 0   | 7   | ns   |
| Data to Write Time Overlap    | $t_{DW}$  | 5   |     | 6   |     | 7   |     | ns   |
| Data Hold from Write Time     | $t_{DH}$  | 0   |     | 0   |     | 0   |     | ns   |
| End of Write to Output Low-Z  | $t_{OW}$  | 3   |     | 3   |     | 3   |     | ns   |

**TIMING DIAGRAMS**


Please refer to timing diagram chart.

**FUNCTIONAL DESCRIPTION**

| $\overline{CE}$ | $\overline{WE}$ | $\overline{OE}$ | MODE           | I/O PIN   | SUPPLY CURRENT    |
|-----------------|-----------------|-----------------|----------------|-----------|-------------------|
| H               | X*              | X               | Not Select     | High-Z    | $I_{SB}, I_{SB1}$ |
| L               | H               | H               | Output Disable | High-Z    | $I_{CC}$          |
| L               | H               | L               | Read           | $D_{OUT}$ | $I_{CC}$          |
| L               | L               | X               | Write          | $D_{IN}$  | $I_{CC}$          |

Note: X means Don't Care

## PACKAGING INFORMATION



## ORDERING INFORMATION

| Part Number    | Density  | Org.        | Package     | Component Number | Vcc  | Access Time |
|----------------|----------|-------------|-------------|------------------|------|-------------|
| HMS12832M4V-8  | 512KByte | 128KX 32bit | 64 Pin-SIMM | 4EA              | 3.3V | 8ns         |
| HMS12832M4V-10 | 512KByte | 128KX 32bit | 64 Pin-SIMM | 4EA              | 3.3V | 10ns        |
| HMS12832M4V-12 | 512KByte | 128KX 32bit | 64 Pin-SIMM | 4EA              | 3.3V | 12ns        |
| HMS12832M4V-15 | 512KByte | 128KX 32bit | 64 Pin-SIMM | 4EA              | 3.3V | 15ns        |
| HMS12832M4V-20 | 512KByte | 128KX 32bit | 64 Pin-SIMM | 4EA              | 3.3V | 20ns        |