APT POWER MOS IV™ COMMERCIAL AND CUSTOM DIF

www.DataSheet4U.com

INTRODUCTION:

Power MOS IVTM Design

The purpose of this APT Note is to describe the **Power MOS IV**[™] Transistor Die available from Advanced Power Technology. These Power MOSFET Devices provide the same technology, high performance and reliability as the equivalent series of APT packaged products. Hybrid/Module type packaging applications will benefit from APT's design efficiency. The following sections: Device Characteristics, Wafer and Die Processing, Product Handling and Shipping, Quality Indicator Points, Assembly Techniques. Optional Testing, and Special Requirements are included to aid the customer with respect to APT's unique product.

POWER MOS IVTM DIE FEATURES AND ADVANTAGES TO USERS:

•	• • • • • • • • • • • • • • • • • • • •				
Large Die Sizes	Higher upghle currents lever for a resistance a lever the resistance of				

Broad Product Range Full range of blocking voltages from 200 - 1000 volts and "on" resistances from 0.021 to 4.2 ohms

Faster Switching Speeds lower capacitances

Die availability 6 weeks ARO (many die currently in stock or in-process and

Multiple Round Source Bond Pads Flexibility in hybrid package layout

Ti-Ni-Ag Backmetal (1 micron thick)

Excellent die bondability

Excellent die contacting

Product available in wafer or die form Maximum manufacturing flexibility

DEVICE CHARACTERISTICS:

Bend, Oregon

Complete wafer fab capability located in

Five standard APT **Power MOS IV**TM Die sizes are currently available. Die sizes are Die 104, Die 105, Die 106, Die 107, and Die 108 from smallest to largest respectively.

available sooner)

APT's **Power MOS IV**™ die are individually probed at room temperature to the electrical specifications defined in Table 1. Due to limitations imposed when probing wafers, some specifications/conditions of equivilent packaged devices cannot be tested in die form. Parameters such as Thermal Resistance (R_BJC), Total Power Dissipation (P_D), Safe Operating Area (SOA), and Clamped Inductive Current (ILM) are dependent upon packaging techniques. High current package test conditions like those associated with RDS(on) and Vds(on) are scaled down to one-ampere for probing as shown in Table 1.

Dynamic characteristics such as capacitance, gate charge, and switching times as well as source-drain diode reverse recovery time/charge are guaranteed by design. Please refer to referenced product data sheets for detailed dynamic parameters.

Figure 1 presents die topographical layout details.

WAFER AND DIE PROCESSING:

Figure 2 describes the standard Commercial **Power MOS IV**[™] process flow for die sales products. The flow describes major process steps with associated quality indicator points. Operations like 100% wafer probe, post wafer saw visual and electrical inspection, and post die pack visual and electrical inspection are included and crucial to process control.

QUALITY INDICATOR POINTS:

Die Visual Inspection - occurs throughout the wafer fabrication process as well as the following process points:

- Post Wafer Mount And Saw
- Post Die Pack
- Final outgoing QA

Die products are 100% visual inspected for chips, scratches, metal and passivation voids, and foreign materials.

Die Electrical Inspection - Die samples are probed for critical electrical parameters at the above process points to insure processing integrity.

Product Handling and Shipping - APT Power MOS IV[™] die should be handled with extreme caution, using a soft pick-up tool. Handling care is exercised from die singulation through Pack and Ship. Dice are arranged in antistatic die packs and layered with antistatic material for additional ESD protection and to eliminate die shuffling within the package during shipping and transportation or storage. Die packs are then vacuum sealed in antistatic bags prior to shipment.

APT die products are passivated for maximum moisture and mechanical protection. However, once opened, apply ESD and handling precautions that one would use with all MOS semiconductor products. Minimal die surface handling and dry inert storage should be emphasized.

ASSEMBLY TECHNIQUES:

Pre-Assembly Die Cleaning - If pre-assembly cleaning is performed, it is suggested that the process include:

- Cascading Deionized Water Rinse
- · Agitated Isopropy Alcohol Bath
- Pressurized Na blow-off

Die Mount - Solder preforms compatible with titanium-nickel-silver backside metal (drain contact) can be used, although final selection should be determined by package design and subsequent operations. A belt furnace with a forming gas atmosphere and a peak temperature of 450-475°C is recommended. Die mount surfaces should be free of contaminants that would inhibit wetting of the preform material. For specific applications, contact Advanced Power Technology's Product Engineering Department.

Wire Bond - It is recommended that the source wires be 10 or 12 mil aluminum wire and the gate wire 4-5 mil aluminum wire. An example bonding diagram is enclosed. All bonds must be limited to the pad area. We suggest that each source pad is bonded for optimized current handling capability. Gate bonding should be performed as follows:

- Die 104.105.and 106 either bond pad
- * Die 107 should as a minimum, have both outside or both inside bond pads wirebonded
- Die 108 should have any gate pad bonded

Seal/Encapsulation - Prior to hermetic seal, units should be dehydrated in a 175°C oven at greater than 26 inches vacuum for a minimum of 4 hours. An inert gas sealing atmosphere containing less than 50 PPM moisture must be maintained. It is suggested for non-hermetic package type processes that a die coat material be used prior to encapsulation.

Optional Testing - Systems are developed for customer procurement of APT Power MOS IV[™] die assembled and tested to various military/custom classifications and options. The standard options are defined in Figure 3 and are available for most die sizes using the TO-3 Package.

We are pleased to provide you with die and invite you to call us to discuss the results of your evaluation.

Notes:

- *Advanced Power Technology cannot be held responsible for **Power MOS IV**™ die exposed to further assembly related processes, i.e., Die Mount, Wire Bond, and Encapsulation.
- *Standard static sensitive device handling precautions should be followed.
- *Non-Conformance to specification must be reported to APT in writing within 30 days of receipt of shipped product lot.
- *APT reserves the right to improve its process and/or design without notice.
- *Storing die products in vacuum sealed bags and under dry/clean N2, users can expect a 5 year storage life.

	EL	ECTRICAL SPE	CIFICATIONS	FOR APT POWE	R MOS IV DICE		1-24-1
WWW.D	ataSheet4U.com APT PART NUMBER	RATED BVDSS ### ID=.25mA (V) MIN	RDS(ON) @ ID=1A VGS=10V (OHMS) MAX	VGS(th) @ ID=1mA VDS=VGS MIN(V)MAX	IGSS @ VGS=30V (na) Max	IDSS @ MAX RATED BVDSS (mA) MAX	VDS(ON) @ ID=1A (mV) MAX
104 99 X 204 (MILS) 49/DIE PACK	APT1004RDN APT904RDN APT802R4DN APT752R4DN APT601R3DN APT551R3DN APT5085DN APT4585DN APT4065DN APT4065DN	1000 900 800 750 600 550 500 450 400 350	4 2.4 2.4 1.3 1.3 0.85 0.85 0.65	2 4	100	0.25	900
105 90 X 250 (MILS)	APT1002RDN APT902RDN APT801R2DN APT751R2DN APT6060DN APT5560DN APT5040DN APT4540DN APT4030DN APT4030DN	1000 900 800 750 600 550 500 450 400 350	2 2 1.2 1.2 0.6 0.6 0.4 0.4 0.3	2 4	100	0.25	8 5 0
1 0 6 254 X 414 (MILS) 60/DIE PACK	APT1001RDN* APT901RDN* APT901R1DN APT8075DN APT5075DN APT6040DN APT5540DN APT5530DN* APT5530DN* APT5025DN APT4525DN APT4525DN APT4523DN* APT4523DN* APT4520DN* APT4520DN* APT4520DN* APT4520DN APT4520DN APT4520DN APT4520DN	1000 1000 1000 900 800 750 600 550 600 550 450 500 450 450 450 450	1 1.1 1.1 0.75 0.75 0.4 0.4 0.3 0.25 0.25 0.25 0.23 0.23 0.2	2 4	100	0.25	800
107 588 X 388 (MILS) 25/DIE PACK	APT10040DN APT9040DN APT8030DN APT7530DN APT6017DN APT5517DN APT5011DN APT4511DN APT40M80DN APT35M80DN APT20M40DN	1000 900 800 750 600 550 450 400 350 200	0.4 0.4 0.3 0.3 0.17 0.17 0.11 0.01 0.08 0.08	2 4	100	0.25	750
108 585 X 738 (MILS) /DIE ACK	APT10021DN APT9021DN APT8016DN APT7516DN APT60M90DN APT55M90DN APT50M60DN APT45M60DN APT45M60DN APT40M42DN APT35M42DN APT20M21DN * PRELIMINARY, (1000 900 800 750 600 550 500 450 400 350	0.21 0.21 0.16 0.16 0.09 0.09 0.06 0.06 0.042 0.042	2 4	1 0 0	0.25	700

DIE TOPOGRAPHICAL LAYOUT FOR APT POWER MOS IV™ DIE **APT-104 APT-105** T.91.20 Die Size = .199" x .203" Die Size = .290" x .250" Source Pads = .035" Dia. Source Pads = .035" Dia. Gate Pads = $.018" \times .019"$ Gate Pads = .018" x .019" (0.125*) (0.067* (0.101")(0.028") (0.027*) (0.027*) (0.059") (0.058*) (0.085°) 0.082" **APT-106 APT-107** Die Size = .414" x .254" Die Size = .588" x .388" Source Pads = .035" Dia. Source Pads = .035" Dia. Gate Pads = .014" x .019" Gate Pads = .018" x .019" (0.178") (0.105") (0.183" 0.114 (0.100") (0.063°) (0.026*) (0.257 (0.065") (0.194" ₩ (0.108*) (0.024")0.095" (0.092") **APT-108** Die Size = .738" x .585" Source Pads = $.032" \times .046"$ Gate Pads = .019" x .019" (0.027 (0.026" (0.279)(0.343") (0.153")(0.069") 88 88 0.120" Typ. 5 Plcs. 0.027 FIGURE 1