


**SONY®****CXP80720/80724****CMOS 8-bit Single Chip Microcomputer****Description**

The CXP80720/80724 is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, PWM for tuner, VISS/VASS circuit, 32kHz timer/event counter, remote control receiving circuit, VCR vertical sync separation circuit and the measuring circuit which measure signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip.



Also CXP80720/80724 provides sleep/stop function which enables to lower power consumption and ultra low speed instruction mode in 32kHz operation.

**Features**


- A wide instruction set (213 instructions) which cover various types of data.
  - 16-bit arithmetic instruction/multiplication and division instructions/boolean bit operation instruction
- Minimum instruction cycle During operation 333ns/12MHz, During operation 122  $\mu$ s/32kHz
- Incorporated ROM capacity 20K/24Kbytes
- Incorporated RAM capacity 800bytes
- Peripheral function
  - A/D converter 8-bit, 12-channel, successive approximation system  
(Conversion time: 26.7  $\mu$ s/12MHz)
  - Serial I/O with auto transfer mode Incorporated 8-bit and 8-stage FIFO for data  
(1 to 8 bytes auto transfer)
  - Serial I/O 8-bit serial I/O
  - Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer
  - High precision timing pattern generator PPG 19 pins 32-stage programmable  
RTG 5 pins 2-channel
  - PWM/DA gate output 12-bit, 2-channel (Repetitive frequency 46kHz/12MHz)
  - Servo input control Capstan FG, Drum FG/PG, CTL input
  - VSYNC separator Incorporated 26-bit and 8-stage FIFO
  - FRC capture unit 14-bit
  - PWM output for tuner Pulse duty auto detection circuit
  - VISS/VASS circuit 32kHz oscillation circuit, ultra low speed instruction mode
  - 32kHz timer/event counter 8-bit pulse measuring counter, 6-stage FIFO
  - Remote control receiving circuit 21 factors, 15 vectors, multi-interruption possible
- Interruption SLEEP/STOP
- Standby mode 100-pin plastic QFP/LQFP
- Package CXP80700
- Piggyback/evaluation chip


**Structure**

Silicon gate CMOS IC


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

SONY



**SONY****Pin Configuration 1 (Top View) 100 pin QFP Package**

Note 1) NC (Pin 90) is always connected to Vdd.  
 2) Vss (Pins 41 and 88) are both connected to GND.

**Pin Configuration 2 (Top View) 100 pin LQFP Package**

**Pin Description**

Symbol	I/O	Description		
PA0/PPO0 to PA7/PPO7	Output/ Real time Output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)		
PB0/PPO8 to PB7/PPO15	Output/ Real time Output	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real time pulse output port. (19 pins)	
PC0/PPO16 to PC2/PPO18	I/O/ Real time Output	(Port C) 8-bit input/output port, enables to specify input/output by bit unit. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)		
PC3/RTO3 to PC7/RTO7	I/O/ Real time Output	(Port C) 8-bit input/output port, enables to specify input/output by bit unit. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)	Real time pulse generator (RTG) output. Functions as high precision real time pulse output port. (5 pins)	
PD0 to PD7	I/O	(Port D) 8-bit input/output port. Enable to specify input/output by 4-bit unit. Enables to drive 12mA sink current. (8 pins)		
PE0/INT0	Input	(Port E) 8-bit port. Lower 2 bits are input pins and upper 6 bits are output pins. (8 pins)	Input pin to request external interruption. Active when falling edge.	
PE1/EC/INT2	Input		External event input pin for timer/counter. Input pin to request external interruption. Active when falling edge.	
PE2/PWM0	Output		PWM output pins. (2 pins)	
PE3/PWM1	Output			
PE4/DAA0	Output			
PE5/DAA1	Output			
PE6/DAB0	Output		DA gate pulse output pins. (4 pins)	
PE7/DAB1	Output			
AN0 to AN3	Input	Analog input pins to A/D converter. (12 pins)		
PF0/AN4 to PF3/AN7	Input	(Port F) Lower 4 bits are input port and upper 4 bits are output port. Lower 4 bits also serve as standby release input pin. (8 pins)		
PF4/AN8 to PF7/AN11	Output/Input			
SCK0	I/O	Serial clock (CH0) input/output pin.		
SO0	Output	Serial data (CH0) output pin.		

Symbol	I/O	Description
SIO	Input	Serial data (CH0) input pin.
CS0	Input	Serial chip select (CH0) input pin.
PG0/CFG	Input	Capstan FG input pin.
PG1/DFG	Input	Drum FG input pin.
PG2/DPG	Input	Drum PG input pin.
PG3/PBCTL	Input	Playback CTL pulse input pin.
PG4/SYNC0	Input	Composite sync signal input pin.
PG5/SYNC1	Input	
PG6/EXI0	Input	
PG7/EXI1	Input	External input pin to FRC capture unit.
PH0 to PH7	Output	(Port H) 8-bit output port ; Medium withstand voltage (12V) and high current (12mA), N-ch open drain output. (8 pins)
PI1/RMC	I/O / Input	Remote control receiving circuit input pin.
PI2/PWM	I/O / Output	14-bit PWM output pin.
PI3/TO/DDO/ADJ	I/O / Output	Timer/counter, CTL duty detection, 32kHz oscillation adjustment output pin.
PI4/INT1/NMI	I/O / Input	(Port I) 7-bit input/output port. Input/output port can be specified by bit unit (7 pins). Input pin to request external interruption and non maskable interruption. Active when falling edge.
PI5/SCK1	I/O / I/O	Serial clock (CH1) input/output pin.
PI6/SO1	I/O / Output	Serial data (CH1) output pin.
PI7/SI1	I/O / Input	Serial data (CH1) input pin.
PJ0 to PJ7	I/O	(Port J) 8-bit input /output port. Function as standby release input can be specified by bit unit. Input/output can be specified by bit unit.
EXTAL	Input	Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.
XTAL	Output	
TEX	Input	Connecting pin of crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open. (Feedback resistor is not removed)
TX	Output	
RST	Input	System reset pin of active "L" level.
MP	Input	Microprocessor mode input pin. Always connect to GND.
AVDD		Positive power supply pin of A/D converter.
AVREF	Input	Reference voltage input pin of A/D converter.
AVss		GND pin of A/D converter.
VDD		Positive power supply pin.
Vss		GND pin. Connect both Vss pins to GND.







**Input/Output Circuit Formats for Pins**

Pin	Circuit format	When reset
PA0/PPO0 to PA7/PPO7  PB0/PPO8 to PB7/PPO15  16 pins	<p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PC0/PPO16 to PC2/PPO18  PC3/RTO3 to PC7/RTO7  8 pins		Hi-Z
PD0 to PD7  8 pins	<p>High current 12mA</p>	Hi-Z

Pin	Circuit format	When reset
PE0/INT0 PE1/EC/INT2 2 pins	<p>Port E</p> <p>Schmitt input</p> <p>RD (Port E)</p>	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p> <p>DA gate output or PWM output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p> <p>DA gate output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>Data bus</p> <p>RD (Port E)</p>	H level
AN0 to AN3 4 pins	<p>Input multiplexer</p> <p>IP</p> <p>A/D converter</p>	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	<p>Port F</p> <p>Input multiplexer</p> <p>IP</p> <p>A/D converter</p> <p>Data bus</p> <p>RD (Port F)</p>	Hi-Z

Pin	Circuit format	When reset
PF4/AN8 to PF7/AN11 4 pins	<p>Port F</p> <p>The circuit diagram for Port F shows an input multiplexer (labeled 'IP') with four inputs. One input is connected to 'Port F data'. Another input is controlled by 'RD (Port F)' through an inverter. The third input is controlled by 'Port/AD select' through an inverter. The fourth input is connected to ground. The outputs of the multiplexer are connected to a diode and then to an A/D converter. A 'Data bus' is also connected to the multiplexer.</p>	Hi-Z
PG0/CFG PG1/DFG PG2/DPG PG3/PBCTL PG4/SYNC0 PG5/SYNC1 PG6/EXI0 PG7/EXI1 8 pins	<p>Port G</p> <p>The circuit diagram for Port G shows a Schmitt input stage consisting of an inverter followed by a buffer. The output of this stage is connected to a servo input. The output of the servo input is connected to a data bus. A 'RD (Port G)' signal is connected to the data bus through an inverter.</p> <p>Note) For PG4/SYNC0, PG5/SYNC1, CMOS schmitt input and TTL schmitt input can be selected with the mask option.</p>	Hi-Z
PH0 to PH7 8 pins	<p>Port H</p> <p>The circuit diagram for Port H shows a driver stage. The output of 'Port H data' passes through an inverter and then a driver. The driver has two options: 'Medium withstand voltage 12V' or 'High current 12mA'. The output of the driver is connected to a diode and then to ground. A 'Data bus' is also connected to the driver stage. A 'RD (Port H)' signal is connected to the driver stage through an inverter.</p>	Hi-Z
PI2/PWM PI3/TO/ DD0/ADJ 2 pins	<p>Port I</p> <p>The circuit diagram for Port I shows a complex logic structure. It includes a 'Port I function select' block, an 'MPX' block, and various logic gates. The 'Port I data' and 'Port I direction' signals are processed by these components. The output is then controlled by 'RD (Port I)' through an inverter. A 'Data bus' is also connected to the logic stage.</p> <p>(PI2 ... From 14-bit RWM PI3 ... From timer/counter, CTL duty detection circuit, 32kHz timer)</p>	Hi-Z

Pin	Circuit format	When reset
PI1/RMC PI4/INT1/NMI PI7/SI1 3 pins	<p>Port I</p> <p>PI1 ... To remote control circuit PI4 ... To interruption circuit PI7 ... To serial CH1</p>	Hi-Z
PI5/SCK1 PI6/SO1 2 pins	<p>Port I</p> <p>Note) PI5 is schmitt input PI6 is inverter input</p>	Hi-Z
PJ0 to PJ7 8 pins	<p>Port J</p> <p>Edge detection Standby release</p>	Hi-Z
CS0 SO1 2 pins	<p>Schmitt input To SIO</p>	Hi-Z

Pin	Circuit format	When reset
SO0 1 pin	 <p>SO0 from SIO SO0 output enable</p>	Hi-Z
SCK0 1 pin	 <p>Internal serial clock from SIO SCK0 output enable External serial clock to SIO Schmitt input</p>	Hi-Z
EXTAL XTAL 2 pins	 <ul style="list-style-type: none"> <li>Shows the circuit composition during oscillation.</li> <li>Feedback resistor is removed during stop.</li> </ul>	Oscillation
TEX TX 2 pins	 <ul style="list-style-type: none"> <li>Shows the circuit composition during oscillation.</li> <li>Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs "L" level and TX pin outputs "H" level.</li> </ul>	Oscillation
RST 1 pin	 <p>Mask option Pull-up resistor Schmitt input</p>	L level
MP 1 pin	 <p>IP CPU mode</p>	Hi-Z

**Absolute Maximum Ratings**(V<sub>ss</sub>=0V)

Item	Symbol	Rating	Unit	Remarks
Power supply voltage	V <sub>DD</sub>	-0.3 to +7.0	V	
	AV <sub>DD</sub>	AV <sub>ss</sub> to +7.0 * <sup>1</sup>	V	
	AV <sub>ss</sub>	-0.3 to +0.3	V	
Input voltage	V <sub>IN</sub>	-0.3 to +7.0 * <sup>2</sup>	V	
Output voltage	V <sub>OUT</sub>	-0.3 to +7.0 * <sup>2</sup>	V	
Medium withstand output voltage	V <sub>OUTP</sub>	-0.3 to +15.0	V	PH pin
High level output current	I <sub>OH</sub>	-5	mA	
High level total output current	$\Sigma I_{OH}$	-50	mA	Total of output pins
Low level output current	I <sub>OL</sub>	15	mA	Other than high current output pins: per pin
	I <sub>OLC</sub>	20	mA	High current port pin * <sup>3</sup> : per pin
Low level total output current	$\Sigma I_{OL}$	130	mA	Total of output pins
Operating temperature	T <sub>opr</sub>	-20 to +75	°C	
Storage temperature	T <sub>stg</sub>	-55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	600	mW	QFP Package type
		380		VQFP Package type

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

\* 1) AV<sub>DD</sub> and V<sub>DD</sub> should be set to a same voltage.

\* 2) V<sub>IN</sub> and V<sub>OUT</sub> should not exceed V<sub>DD</sub>+0.3V.

\* 3) The high current operation transistors are the N-CH transistors of the PD and PH ports.

**Recommended Operating Conditions**(V<sub>ss</sub>=0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	V <sub>DD</sub>	4.5	5.5	V	Guaranteed range during high speed mode (1/2 dividing clock) operation
		3.5	5.5	V	Guaranteed range during low speed mode (1/16 dividing clock) operation
		2.7	5.5	V	Guaranteed operation range by TEX clock
		2.5	5.5	V	Guaranteed data hold operation range during STOP
Analog power supply	AV <sub>DD</sub>	4.5	5.5	V	*1
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	*2
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	C-MOS schmitt input *3
	V <sub>IHTS</sub>	2.2	V <sub>DD</sub>	V	TTL schmitt input *4
	V <sub>IHEX</sub>	V <sub>DD</sub> -0.4	V <sub>DD</sub> +0.3	V	EXTAL pin *5
Low level input voltage	V <sub>IL</sub>	0	0.3V <sub>DD</sub>	V	*2
	V <sub>ILS</sub>	0	0.2V <sub>DD</sub>	V	C-MOS schmitt input *3
	V <sub>ILTS</sub>	0	0.8	V	TTL schmitt input *4
	V <sub>ILEX</sub>	-0.3	0.4	V	EXTAL pin *5
Operating temperature	T <sub>opr</sub>	-20	+75	°C	

\* 1) AV<sub>DD</sub> and V<sub>DD</sub> should be set to a same voltage.

\* 2) Normal input port (each pin of PC, PD, PE0 to PE1, PF0 to PF3, PG, PI and PJ), MP pin

\* 3) Each pin of CS0, SI0, SCK0, RST, PE0/INT0, PE1/EC/INT2, PG (For PG4 and PG5, when CMOS schmitt input is selected with mask option), PI1/RMC, PI4/INT1/NMI, PI5/SCK1 and PI7/SI1.

\* 4) Each pin of PG4 and PG5 (When TTL schmitt input is selected with mask option)

\* 5) It specifies only when the external clock is input.

**SONY**
**Electrical Characteristics**  
**DC characteristics**

(Ta=−20 to +75 °C, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
High level output voltage	V <sub>OH</sub>	PA to PD, PE2 to PE7, PF4 to PF7, PH (V <sub>OL</sub> only), PI1 to PI7, PJ, SO0, SCK0	V <sub>DD</sub> =4.5V, I <sub>OH</sub> =−0.5mA	4.0			V
			V <sub>DD</sub> =4.5V, I <sub>OH</sub> =−1.2mA	3.5			V
Low level output voltage	V <sub>OL</sub>	PD, PH	V <sub>DD</sub> =4.5V, I <sub>OL</sub> =1.8mA			0.4	V
			V <sub>DD</sub> =4.5V, I <sub>OL</sub> =3.6mA			0.6	V
Input current	I <sub>IHE</sub>	EXTAL	V <sub>DD</sub> =5.5V, V <sub>IH</sub> =5.5V	0.5		40	μA
	I <sub>ILE</sub>		V <sub>DD</sub> =5.5V, V <sub>IL</sub> =0.4V	−0.5		−40	μA
	I <sub>IHT</sub>	TEX	V <sub>DD</sub> =5.5V, V <sub>IH</sub> =5.5V	0.1		10	μA
	I <sub>ILT</sub>		V <sub>DD</sub> =5.5V, V <sub>IL</sub> =0.4V	−0.1		−10	μA
	I <sub>IIR</sub>	RST *1	V <sub>DD</sub> =5.5V, V <sub>IL</sub> =0.4V	−1.5		−400	μA
I/O leakage current	I <sub>Iz</sub>	PA to PG, PI, PJ, MP, AN0 to AN3, CS0, SI0, SO0, SCK0, RST *1	V <sub>DD</sub> =5.5V V <sub>I</sub> =0, 5.5V			± 10	μA
Open drain output leakage current (N-CH Tr OFF in state)	I <sub>LOH</sub>	PH	V <sub>DD</sub> =5.5V V <sub>OH</sub> =12V			50	μA
Supply current *2	I <sub>DD1</sub>	V <sub>DD</sub>	12MHz crystal oscillation (C <sub>1</sub> =C <sub>2</sub> =15pF)		22	45	mA
	I <sub>DDS1</sub>		V <sub>DD</sub> =5V ± 10% *3				
	I <sub>DD2</sub>		SLEEP mode		1.1	8	mA
	I <sub>DDS2</sub>		V <sub>DD</sub> =5V ± 10%				
	I <sub>DDS3</sub>		32kHz crystal oscillation (C <sub>1</sub> =C <sub>2</sub> =47pF)		35	100	μA
			V <sub>DD</sub> =3V ± 10%				
Input capacity	C <sub>IN</sub>	Other than V <sub>DD</sub> , V <sub>ss</sub> , AV <sub>DD</sub> , AV <sub>ss</sub> pins	SLEEP mode		9	30	μA
			V <sub>DD</sub> =3V ± 10%				
			STOP mode (12MHz and 32kHz oscillation stop)			10	μA
			V <sub>DD</sub> =5V ± 10%				

\* 1) RST pin specifies the input current when the pull-up resistance is selected, and specifies leakage current when non-resistance is selected.

\* 2) When entire output pins are open.

\* 3) When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).



**AC Characteristics****(1) Clock timing**


(Ta=-20 to +75 °C, VDD=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1		12	MHz
System clock input pulse width	txL txH	EXTAL	Fig. 1, Fig. 2 (External clock drive)	37.5			ns
System clock input rising and falling times	tcr tcf					200	ns
Event count clock input pulse width	tel teh	EC	Fig. 3	tsys * +50			ns
Event count clock input rising and falling times	ter tef	EC	Fig. 3			20	ms
System clock frequency	fc	TEX TX	VDD=2.7 to 5.5V Fig. 2 (32kHz clock applying condition)		32.768		kHz
Event count clock input pulse width	trL trH	TEX	Fig. 3	10			μs
Event count clock input rising and falling times	trR trF	TEX	Fig. 3			20	ms

\* tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11")

**Fig. 1 Clock timing****Fig. 2 Clock applying condition**

**Fig. 3 Event count clock timing****(2) Serial transfer (CH0)**


(Ta=-20 to +75 °C, VDD=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{\text{CS0}} \downarrow \rightarrow \overline{\text{SCK0}}$ delay time	$t_{\text{bcsk}}$	$\overline{\text{SCK0}}$	Chip select transfer mode ( $\overline{\text{SCK0}}$ =output mode)		$t_{\text{sys}}+200$	ns
$\overline{\text{CS0}} \uparrow \rightarrow \overline{\text{SCK0}}$ floating delay time	$t_{\text{bcskf}}$	$\overline{\text{SCK0}}$			$t_{\text{sys}}+200$	ns
$\overline{\text{CS0}} \downarrow \rightarrow \overline{\text{SO0}}$ delay time	$t_{\text{bcs0}}$	$\overline{\text{SO0}}$	Chip select transfer mode		$t_{\text{sys}}+200$	ns
$\overline{\text{CS0}} \downarrow \rightarrow \overline{\text{SO0}}$ floating delay time	$t_{\text{bcs0f}}$	$\overline{\text{SO0}}$			$t_{\text{sys}}+200$	ns
$\overline{\text{CS0}}$ high level width	$t_{\text{whcs}}$	$\overline{\text{CS0}}$		$t_{\text{sys}}+200$		ns
$\overline{\text{SCK0}}$ cycle time	$t_{\text{kcy}}$	$\overline{\text{SCK0}}$	Input mode	$2t_{\text{sys}}+200$		ns
			Output mode	$16000/\text{fc}$		ns
$\overline{\text{SCK0}}$ high and low level widths	$t_{\text{kh}}$ $t_{\text{kl}}$	$\overline{\text{SCK0}}$	Input mode	$t_{\text{sys}}+100$		ns
			Output mode	$8000/\text{fc}-50$		ns
$\overline{\text{SI0}}$ input setup time (against $\overline{\text{SCK0}} \uparrow$ )	$t_{\text{tsik}}$	$\overline{\text{SI0}}$	$\overline{\text{SCK0}}$ input mode	100		ns
			$\overline{\text{SCK0}}$ output mode	200		ns
$\overline{\text{SI0}}$ input hold time (against $\overline{\text{SCK0}} \uparrow$ )	$t_{\text{tski}}$	$\overline{\text{SI0}}$	$\overline{\text{SCK0}}$ input mode	$t_{\text{sys}}+200$		ns
			$\overline{\text{SCK0}}$ output mode	100		ns
$\overline{\text{SCK0}} \downarrow \rightarrow \overline{\text{SO0}}$ delay time	$t_{\text{ks0}}$	$\overline{\text{SO0}}$	$\overline{\text{SCK0}}$ input mode		$t_{\text{sys}}+200$	ns
			$\overline{\text{SCK0}}$ output mode		100	ns

**Note 1)**  $t_{\text{sys}}$  indicates three values according to the contents of the clock control register (address; 00FEH)  
upper 2 bits (CPU clock selection).

$t_{\text{sys}}$  [ns] =  $2000/\text{fc}$  (Upper 2-bit="00"),  $4000/\text{fc}$  (Upper 2-bit="01"),  $16000/\text{fc}$  (Upper 2-bit="11")

**2)** The Load of  $\overline{\text{SCK0}}$  output mode and  $\overline{\text{SO0}}$  output delay time is  $50\text{pF}+1\text{TTL}$ .


**Fig. 4 Serial transfer CH0 timing**

**Serial transfer (CH1)**

(Ta=-20 to +75 °C , Vdd=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	tkcy	SCK1	Input mode	1000		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	tkh tkl	SCK1	Input mode	400		ns
			Output mode	8000/fc-50		ns
SI1 input setup time (against SCK1 ↑ )	tsik	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑ )	tksi	SI1	SCK1 input mode	200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	tkso	SO1	SCK1 input mode		200	ns
			SCK1 output mode		100	ns


**Note)** The Load of SCK1 output mode and SO1 output delay time is 50pF +1TTL.

**Fig. 5 Serial transfer CH1 timing**

**(3) A/D converter characteristics**

(Ta=−20 to +75 °C, VDD=AVDD=4.5 to 5.5V, AVREF=4.0V to AVDD, Vss=AVss=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta=25 °C VDD=AVDD=5.0V Vss=AVss=0V			± 1	LSB
Zero transition voltage	VZT * 1			-10	30	70	mV
Full scale transition voltage	VFT * 2			4930	4970	5010	mV
Conversion time	tCONV			160/fADC * 3			μs
Sampling time	tsAMP			12/fADC * 3			μs
Reference input voltage	AVREF	AVREF		AVDD-0.5		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0		AVREF	V
AVREF current	IREF	AVREF	Operating mode		0.6	1.0	mA
	IREFS		SLEEP mode STOP mode 32kHz operation mode			10	μA

**Fig. 6. Definitions of A/D converter terms**

\*1) VZT: Indicates the value that digital conversion value changes from 00H to 01H and vice versa.

\*2) VFT: Indicates the value that digital conversion value changes from FEH to FFH and vice versa.

\*3) The value of fADC is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).



When PS2 is selected, fADC=fc/2

When PS1 is selected, fADC=fc

**(4) Interruption, reset input**

(Ta=-20 to +75 °C , VDD=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	tIH, tIL	INT0, INT1, INT2 NMI, PJ0 to PJ7		1		μs
Reset input low level width	tRSL	RST		8/fc		μs


**Fig. 7 Interruption input timing****Fig. 8 Reset input timing****(5) Others**


(Ta=-20 to +75 °C , VDD=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CFG input high and low level widths	tCFH, tCFL	PG0/CFG		tsys+200		ns
DFG input high and low level widths	tDFH, tDFL	PG1/DFG		1000/fc+200		ns
DPG minimum pulse width	tDPW	PG2/DPG		50		ns
DPG minimum removal time	trem	PG2/DPG		50		ns
PBCTL input high and low level widths	tCTH, tCTL	PG3/PBCTL	tsys=2000/fc	tsys+200		ns
EXI input high and low level widths	tEIH, tEIL	PG6/EXI0 PG7/EXI1	tsys=2000/fc	tsys+200		ns

**Note)** tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] =2000/fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11")

**Fig. 9 Other timings**

**Supplement****Fig. 10 Recommended oscillation circuit**

Manufacturer	Model	fc (MHz)	C <sub>1</sub> (pF)	C <sub>2</sub> (pF)	Rd (Ω)	Circuit example
MURATA MFG CO., LTD.	CSA8.00MTZ	8.00	30	30	0	(i)
	CST8.00MTW*					(ii)
	CSA10.0MTZ	10.00	30	30	0	(i)
	CST10.0MTW*					(ii)
	CSA12.0MTZ	12.00	30	30	0	(i)
	CST12.0MTW*					(ii)
FUJI SANGYO CO., LTD.	HC-49/U03	8.00	12	12	470	(i)
		10.00				
		12.00				
KINSEKI LTD.	HC-49/U (-S)	8.00	22	22	0	(i)
		10.00				
		12.00	18	18	0	
	P3	32.768kHz	30	39	330k	(iii)

Those marked with an asterisk (\*) signify types with built-in ground capacitance (C<sub>1</sub>,C<sub>2</sub>).


**Mask option table**

Item	Content	
Reset pin pull-up resistor	Non-existent	Existent
Input circuit format Note)	C-MOS schmitt	TTL schmitt


**Note)** In PG4/SYNC0 pin and PG5/SYNC1 pin, the input circuit format can be selected to every pin.

## Characteristics Curve

I<sub>DD</sub> vs. V<sub>DD</sub>  
(f<sub>c</sub>=12MHz, T<sub>a</sub>=25 °C, Typical)

V<sub>DD</sub> — Power supply voltage (V)


I<sub>DD</sub> vs. f<sub>c</sub>  
(V<sub>DD</sub>=5V, T<sub>a</sub>=25 °C, Typical)



fc — System clock (MHz)


**Package Outline**

Unit: mm

**PACKAGE STRUCTURE**

SONY CODE	QFP-100P-L01
EIAJ CODE	QFP100-P-1420
JEDEC CODE	—————

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g

**PACKAGE STRUCTURE**

SONY CODE	QFP-100P-L01
EIAJ CODE	QFP100-P-1420
JEDEC CODE	—————


PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g

**LEAD PLATING SPECIFICATIONS**

ITEM	SPEC.
LEAD MATERIAL	42 ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18μm

## Package Outline

Unit: mm




NOTE: Dimension "\*" does not include mold protrusion.

DETAIL A

<b>SONY CODE</b>	LQFP-100P-L01
<b>EIAJ CODE</b>	P-LQFP100-14x14-0.5
<b>JEDEC CODE</b>	_____

PACKAGE STRUCTURE	
PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 / COPPER ALLOY
PACKAGE MASS	0.79



**NOTE:** Dimension "\*" does not include mold protrusion.

DETAIL A

SONY CODE	LQFP-100P-L01
EIAJ CODE	P-LQFP100-14x14-0.5
JEDEC CODE	

PACKAGE STRUCTURE	
PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 / COPPER ALLOY
PACKAGE MASS	0.7g

## **LEAD PLATING SPECIFICATIONS**

ITEM	SPEC.
LEAD MATERIAL	42 ALLOY
SOLDER COMPOSITION	Sn-Bi 81:1-4wt%
PLATING THICKNESS	5-18μm