NEC
NEC Electronics Inc.

µPD7527A/28A/75CG28E
4-Bit, Single-Chip
CMOS Microcomputers
With FIP® Driver

Description

The µPD7527A, µPD7528A, and µPD75CG28E are 4-bit, single-chip CMOS microcomputers with the µPD7500 architecture and FIP direct-drive capability.

The µPD7527A contains a 2048 x 8-bit ROM and a 128 x 4-bit RAM. The µPD7528A contains a 4096 x 8-bit ROM and 160 x 4-bit RAM.

The µPD7527A/28A contains two 4-bit general purpose registers located outside RAM. The subroutine stack is implemented in RAM for greater depth and flexibility. The µPD7527A/28A typically executes 67 instructions with a 5 µs instruction cycle time.

The µPD7527A/28A has one external and two internal edge-triggered hardware-vectored interrupts. It also contains an 8-bit timer/event counter and an 8-bit serial interface to help reduce software requirements.

Thirty-one high-voltage lines are organized into the 3-bit output port 2, the 4-bit output ports 3, 8, and 9, and the 4-bit I/O ports 4, 5, 10, and 11.

The low power consumption CMOS process allows the use of a power supply between 2.7 and 6.0 V. Current consumption is less than 3.0 mA maximum, and can be further reduced in the halt and stop power-down modes.

The µPD75CG28E is a piggyback EPROM version of the µPD7527A/28A. Pin-compatible and function-compatible with the final, masked versions of the µPD7527A/28A, the µPD75CG28E is used for prototyping and for aiding in program development.

Features

☐ 67 instructions
☐ Instruction cycle:
  — Internal clock: 3.3 µs/600 kHz, 5 V
  — External clock: 3.3 µs/600 kHz, 5 V
☐ Upwardly compatible with the µPD7500 series product family
☐ 4,096 x 8-bit ROM (µPD7528A/75CG28E)
  2,048 x 8-bit ROM (µPD7527A)
☐ 160 x 4-bit RAM (µPD7528A/75CG28E)
  128 x 4-bit RAM (µPD7527A)
☐ 35 I/O lines
☐ 31 high-voltage output lines that can directly drive a vacuum fluorescent display (FIP)
☐ Can select either a pull-down resistor or open-drain output per 31 high-voltage outputs (mask optional)

FIP is the registered trademark for NEC's fluorescent indicator panel (vacuum fluorescent display).

☐ Vectored interrupts: one external, two internal
☐ 8-bit timer/event counter
☐ 8-bit serial interface
☐ Standby function (HALT, STOP)
☐ Data retention mode
☐ Zero-cross detector on $P0_0$/INT0 input (mask optional)
☐ System clock (µPD7527A/7528A/75CG28E): on-chip RC oscillator
☐ CMOS technology
☐ Low power consumption
☐ Single power supply
  — µPD7527A/7528A: 2.7 to 6.0 V
  — µPD75CG28E: 5.0 V

Ordering Information

| Part Number	Package Type	Max Frequency of Operation
µPD7527AC / 28AC	42-pin plastic DIP	610 kHz
µPD7527ACU / 28ACU	42-pin plastic shrink DIP	610 kHz
µPD75CG28E	42-pin ceramic piggyback DIP	500 kHz

Pin Configurations

µPD7527A/28A, 42-Pin Plastic DIP or Shrink DIP

Pin		Pin
RESET	1	42 VSS
CL1	2	41 $P0_0$/INT0
CL2	3	40 $P0_1$/$\overline{SCK}$
VPRE	4	39 $P0_2$/SO
VLOAD	5	38 $P0_3$/SI
$P5_3$	6	37 $P3_0$
$P5_2$	7	36 $P3_1$
$P5_1$	8	35 $P3_2$
$P5_0$	9	34 $P3_3$
$P2_3$	10	33 $P4_0$
$P2_2$	11	32 $P4_1$
$P2_1$/PTOUT	12	31 $P4_2$
$P10_3$	13	30 $P4_3$
$P10_2$	14	29 $P8_0$
$P10_1$	15	28 $P8_1$
$P10_0$	16	27 $P8_2$
$P11_3$	17	26 $P8_3$
$P11_2$	18	25 $P9_0$
$P11_1$	19	24 $P9_1$
$P11_0$	20	23 $P9_2$
VDD	21	22 $P9_3$

49-001078A

Pin Configurations (cont)

μPD75CG28E, 42-Pin Ceramic Piggyback DIP

μPD75CG28E EPROM

No.	Symbol	Function
1	V_{DD}	Connection to pin 21 of μPD75CG28E
2	NC	No connection
3–10, 21, 24, 25	A_0–A_{10}	EPROM address output
11–13, 15–19	I_0–I_7	Data read input from the EPROM
14	V_{SS}	Connection to EPROM GND pin
20	$\overline{CE}$	Chip enable output
22	V_{SS}	Supplies EPROM $\overline{OE}$ signal
23	A_{11}	Program counter MSB output
26	V_{DD}	Supplies V_{CC} to the EPROM
27	MSEL	Mode select input
28	V_{DD}	Supplies high-level signal to MSEL

Note:

(1) Output drivers on ports 2–5 and 8–11 are mask-optional. Accordingly, either an open-drain output or a pull-down resistor can be selected. V_{LOAD} is suitable for an output driver with a pull-down resistor.

(2) Ports 2–5 are suitable as FIP segment signal outputs, and ports 8–11 are suitable for FIP digit signal outputs.

(3) Ports 8–11 have high-current drive capability and can drive an LED directly.

Pin Identification

μPD7527A/28A and μPD75CG28E

No.	Symbol	Function
1	RESET	Reset input
2, 3	CL1, CL2	Clock pins
4	V_{PRE}	High-voltage predriver supply
5	V_{LOAD}	High-voltage option resistor supply 7527A/28A only
6–9	$P5_0$–$P5_3$	High-voltage I/O port 5
10, 12	$P2_3$, $P2_2$ $P2_1$/PTOUT	High-voltage output port 2, and output port from timer/event counter (PTOUT)
13–16	$P10_0$–$P10_3$	High-current, high-voltage I/O port 10
17–20	$P11_0$–$P11_3$	High-voltage, high-current I/O port 11
21	V_{DD}	Positive power supply
22–25	$P9_0$–$P9_3$	High-voltage, high-current output port 9
26–29	$P8_0$–$P8_3$	High-voltage, high-current output port 8
30–33	$P4_0$–$P4_3$	High-voltage I/O port 4
34–37	$P3_0$–$P3_3$	High-voltage output port 3
38	$P0_3$/SI	4-bit input of port 0; or serial data input
39	$P0_2$/SO	(SI), serial data output (SO), serial clock
40	$P0_1$/$\overline{SCK}$	I/O ($\overline{SCK}$), and external interrupt input
41	$P0_0$/INT0	(INT0) or zero-cross detect input ($P0_0$).
42	V_{SS}	Ground

Pin Functions, μPD7527A/28A and μPD75CG28E

RESET

System reset (input).

CL1, CL2

Connection to the RC oscillator. CL1 is the external clock input.

V_{PRE}

Negative power supply for high-voltage output predrivers (for ports 2–5, 8–11).

V_{LOAD}

Negative power supply for optional load resistors (pull-down resistors) of high-voltage output drivers (for ports 2–5, 8–11). This pin is only on the μPD7527A/28A.

$P5_3$–$P5_0$

4-bit, high-voltage I/O port 5.

$P2_1$–$P2_3$

3-bit, high-voltage output port 2.

PTOUT

Output port from the timer/event counter.

P10$_3$-P10$_0$

4-bit, high-voltage, high-current I/O port 10. Capable of bit set/reset by SPBL/RPBL instructions.

P11$_3$-P11$_0$

4-bit, high-voltage, high-current I/O port 11. Capable of bit set/reset by SPBL/RPBL instructions.

V$_{DD}$

Positive power supply.

P9$_3$-P9$_0$

4-bit, high-voltage, high-current output port 9. Capable of bit set/reset by SPBL/RPBL instructions.

P8$_3$-P8$_0$

4-bit, high-voltage, high-current output port 8. Capable of bit set/reset by SPBL/RPBL instructions.

P4$_3$-P4$_0$

4-bit, high-voltage I/O port 4.

P3$_3$-P3$_0$

4-bit, high-voltage output port 3.

P0$_0$-P0$_3$

4-bit input port 0. P0$_0$ is also used as the zero-cross detection input.

SI

Serial data input.

SO

Serial data output.

$\overline{SCK}$

I/O serial clock.

INT0

External interrupt input.

V$_{SS}$

Ground.

Pin Functions, μPD75CG28E EPROM

MSEL

Changes the addressing area of the external EPROM and the on-chip RAM (with a pull-down resistor). Connecting a jumper between socket pins 27 (MSEL) and 28 (V$_{DD}$) selects μPD7527A mode (2-Kbyte EPROM, 128 × 4-bit RAM). Leaving MSEL open selects μPD7528A mode (4-Kbyte EPROM, 160 × 4-bit RAM).

A$_0$-A$_{10}$

Output the low-order 11 bits of the program counter (PC$_0$-PC$_{10}$). Used as EPROM address signals.

A$_{11}$

When MSEL is high level, A$_{11}$ outputs high-level signals. When MSEL is open, A$_{11}$ outputs the MSB of the PC, which is used as the most significant address signal of the 4-Kbyte EPROM 2732.

I$_0$-I$_7$

Input data read from the EPROM.

$\overline{CE}$

Outputs the chip enable signal to the EPROM.

V$_{DD}$

Pin 26 is electrically equivalent to the bottom V$_{DD}$ pin and is used to supply V$_{CC}$ to the EPROM. Pin 28 is electrically equivalent to the bottom V$_{DD}$ pin and is used to supply the high level signal to MSEL. Pin 1 connects to pin 21 of μPD75CG28E.

V$_{SS}$

Pin 14 is electrically equivalent to the bottom V$_{SS}$ pin in voltage, and is connected to the EPROM GND pin. Pin 22 is electrically equivalent to the bottom V$_{SS}$ pin and is used to supply the $\overline{OE}$ signal to the EPROM.

Instruction Set

Refer to the User's Manual. The instruction set appears also as subset A4 in the data sheet for the μPD7500 series of single-chip microcomputers.

Block Diagram, μPD7527A/28A

Block Diagram, µPD75CG28E

Absolute Maximum Ratings

$T_A = 25°C$

Power supply voltage, V_{DD}	-0.3 to $+7$ V
Power supply voltage, V_{LOAD} (µPD7527A / 28A)	$V_{DD} - 40$ V to $V_{DD} + 0.3$ V
Power supply voltage, V_{PRE}	$V_{DD} - 12$ V to $V_{DD} + 0.3$ V
Input voltage, except ports 4, 5, 10, 11, V_{IN}	-0.3 V to $V_{DD} + 0.3$ V
Input voltage, ports 4, 5, 10, 11, V_{IN}	$V_{DD} - 40$ V to $V_{DD} + 0.3$ V
Output voltage, except ports 2–5, 8–11, V_O	-0.3 V to $V_{DD} + 0.3$ V
Output voltage, ports 2–5, 8–11, V_O	$V_{DD} - 40$ V to $V_{DD} + 0.3$ V
Output current high, per pin: PO1, PO2; I_{OH}	-15 mA
Output current high, per pin: ports 2–5, 8–11; I_{OH}	-30 mA

Output current high, ports 3, 4, 8, 9 total, I_{OH}	-55 mA
Output current high, ports 2, 5, 10, 11 total, I_{OH}	-55 mA
Output current low, per pin, I_{OL}	15 mA
Output current low, all ports total, I_{OL}	15 mA
Operating temperature, T_{OPT}	$-10°C$ to $+70°C$
Storage temperature, T_{STG}	$-65°C$ to $+150°C$

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NEC

DC Characteristics

μPD7527A/28A

$T_A = -10°C$ to $+70°C$, $V_{DD} = +2.7$ V to 6.0 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input voltage, low	V_{IL1}	0		$0.3 V_{DD}$	V	Port 0, RESET
	V_{IL2}	0		0.5	V	CL1
	V_{IL3}	$V_{DD} - 35$		$0.3 V_{DD}$	V	Ports 4, 5, 10, 11
Input voltage, high	V_{IH1}	$0.7 V_{DD}$		V_{DD}	V	Port 0, RESET
	V_{IH2}	$V_{DD} - 0.5$		V_{DD}	V	CL1
	V_{IH3}	$0.7 V_{DD}$		V_{DD}	V	Ports 4, 5, 10, 11; $4.5 V \leq V_{DD} \leq 6.0$ V
		$V_{DD} - 0.5$		V_{DD}	V	Ports 4, 5, 10, 11; $2.7 V \leq V_{DD} \leq 4.5$ V
Output voltage, low	V_{OL}			0.4	V	PO_1, PO_2; $4.5 V \leq V_{DD} \leq 6.0$ V; $I_{OL} = 1.6$ mA
				0.5	V	PO_1, PO_2; $I_{OL} = 400 \mu A$
Output voltage, high	V_{OH}	$V_{DD} - 2.0$			V	Ports 2-5, $I_{OH} = -4$ mA (Note 1)
		$V_{DD} - 2.0$			V	Ports 8-11, $I_{OH} = -10$ mA (Note 1)
		$V_{DD} - 2.0$			V	Ports 2-5, $I_{OH} = -2$ mA (Note 2)
		$V_{DD} - 2.0$			V	Ports 8-11, $I_{OH} = -5$ mA (Note 2)
		$V_{DD} - 1.0$			V	PO_1, PO_2; $I_{OH} = -1$ mA (Note 3)
		$V_{DD} - 0.5$			V	PO_1, PO_2; $I_{OH} = -100 \mu A$
Input leakage current, low	I_{LIL1}			-3	µA	$V_{IN} = 0$ V; PO_0-PO_3 (Note 4)
	I_{LIL2}			-40	µA	$V_{IN} = 0$ V; PO_0 (Note 5)
	I_{LIL3}			-10	µA	$V_{IN} = 0$ V; CL1
	I_{L1L4}			-10	µA	$V_{IN} = V_{DD} - 35$ V; ports 4, 5, 10, 11
Input leakage current, high	I_{LIH1}			3	µA	$V_{IN} = V_{DD}$; PO_0-PO_3 (Note 4)
	I_{LIH2}			40	µA	$V_{IN} = V_{DD}$; PO_0 (Note 5)
	I_{LIH3}			10	µA	$V_{IN} = V_{DD}$; CL1
	I_{LIH4}			80	µA	$V_{IN} = V_{DD}$; ports 4, 5, 10, 11

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output leakage current, low	I_{LOL1}			-3	µA	$V_O = 0$ V; PO_1, PO_2
	I_{LOL2}			-10	µA	$V_O = V_{DD} - 35$ V; ports 2-5, 8-11
Output leakage current, high	I_{LOH1}			3	µA	$V_O = V_{DD}$; except ports 4, 5, 10, 11
	I_{LOH2}			80	µA	$V_O = V_{DD}$; ports 4, 5, 10, 11
Supply current, normal operation	I_{DD1}		1.0	3.0	mA	$V_{DD} = 5 V \pm 10\%$, $R = 39$ kΩ
			0.4	1.0	mA	$V_{DD} = 3$ V, $R = 82$ kΩ
Supply current, HALT mode (Note 6)	I_{DD2}		200	600	µA	$V_{DD} = 5 V \pm 10\%$, $R = 39$ kΩ (Note 4)
			60	200	µA	$V_{DD} = 3$ V, $R = 82$ kΩ (Note 4)
			210	640	µA	$V_{DD} = 5 V \pm 10\%$, $R = 39$ kΩ (Note 5)
			67	230	µA	$V_{DD} = 3$ V, $R = 82$ kΩ (Note 5)
Supply current, STOP mode (Note 6)	I_{DD3}		0.1	10	µA	$V_{DD} = 3$ V (Note 4)
			10	40	µA	$V_{DD} = 5 V \pm 10\%$ (Note 5)
			7	30	µA	$V_{DD} = 3$ V (Note 5)
On-chip pull-down resistance	R_L	80	140	220	kΩ	$V_{DD} - V_{LOAD} = 35$ V

Note:

(1) $V_{PRE} = V_{DD} - 9 V \pm 1$ V. The circuit in figure 5 is recommended.

(2) $V_{PRE} = 0$ V. $V_{DD} = 4.5$ V to 6.0 V.

(3) $V_{DD} = 4.5$ V to 6.0 V.

(4) Without zero-cross detector.

(5) With zero-cross detector.

(6) Ports 4, 5, 10, 11 are low level output or low level input.

DC Characteristics (cont)

μPD75CG28E
$T_A = -10°C$ to $+70°C$, $V_{DD} = +5 V \pm 10\%$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input voltage, low	V_{IL1}	0		$0.3 V_{DD}$	V	Port 0, RESET
	V_{IL2}	0		0.5	V	CL1
	V_{IL3}	$V_{DD} - 35$		$0.3 V_{DD}$	V	Ports 4, 5, 10, 11
Input voltage, high	V_{IH1}	$0.7 V_{DD}$		V_{DD}	V	Port 0, RESET
	V_{IH2}	$V_{DD} - 0.5$		V_{DD}	V	CL1
	V_{IH3}	$0.7 V_{DD}$		V_{DD}	V	Ports 4, 5, 10, 11
Output voltage, low	V_{OL}			0.4	V	PO_1, PO_2; $I_{OL} = 1.6$ mA
				0.5	V	PO_1, PO_2; $I_{OL} = 400 \mu A$
Output voltage, high	V_{OH}			$V_{DD} - 2.0$	V	Ports 2–5, $I_{OH} = -4$ mA (1)
				$V_{DD} - 2.0$	V	Ports 8–11, $I_{OH} = -10$ mA(1)
				$V_{DD} - 2.0$	V	Ports 2–5, $I_{OH} = -2$ mA(2)
				$V_{DD} - 2.0$	V	Ports 8–11, $I_{OH} = -5$ mA(2)
				$V_{DD} - 1.0$	V	PO_1, PO_2; $I_{OH} = -1$ mA
Input current, low (I_0–I_7)	I_{IL}			-200	μA	$V_{IN} = 0$ V
Input current, high (MSEL)	I_{IH}			300	μA	$V_{IN} = V_{DD}$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input leakage current, low	I_{LIL1}			-3	μA	$V_{IN} = 0$ V; $P0_0$–$P0_3$
	I_{LIL2}			-40	μA	$V_{IN} = 0$ V; $P0_0$
	I_{LIL3}			-10	μA	$V_{IN} = 0$ V; CL1
	I_{LIL4}			-10	μA	$V_{IN} = V_{DD} - 35$ V; ports 4, 5, 10, 11
Input leakage current, high	I_{LIH1}			3	μA	$V_{IN} = V_{DD}$; $P0_0$–$P0_3$
	I_{LIH2}			40	μA	$V_{IN} = V_{DD}$; $P0_0$
	I_{LIH3}			10	μA	$V_{IN} = V_{DD}$; CL1
	I_{LIH4}			80	μA	$V_{IN} = V_{DD}$; ports 4, 5, 10, 11
Output leakage current, low	I_{LOL1}			-3	μA	$V_O = 0$ V; PO_1, PO_2
	I_{LOL2}			-10	μA	$V_O = V_{DD} - 35$ V; ports 2-5, 8-11
Output leakage current, high	I_{LOH1}			3	μA	$V_O = V_{DD}$; except ports 4, 5, 10, 11
	I_{LOH2}			80	μA	$V_O = V_{DD}$; ports 4, 5, 10, 11
Supply current, normal operation	I_{DD1}		1.0	3.0	mA	$R = 39$ kΩ
Supply current, HALT mode(3)	I_{DD2}		210	630	μA	$R = 39$ kΩ
Supply current, STOP mode(3)	I_{DD3}		10	50	μA	

Note:

(1) $V_{PRE} = V_{DD} - 9 V + 1 V$. The circuit in figure 6 is recommended.

(2) $V_{PRE} = 0 V$

(3) Ports 4, 5, 10, 11 are output off or low input.

Figure 1. Recommended Circuit, μPD7527A/7528A

Figure 2. Recommended Circuit, μPD75CG28E

Zero-Cross Detection Characteristics

μPD7527A/28A: $T_A = -10°C$ to $+70°C$, $V_{DD} = 4.5V$ to $6.0V$
μPD75CG28E: $T_A = -10°C$ to $+70°C$, $V_{DD} = +5V \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Zero-cross detection input voltage	$V_{ZX}(P-P)$	1		3	V_{p-p}	AC coupled, $C = 0.1 \mu F$
Zero-cross accuracy	V_{AZX}			± 100	mV	50 Hz to 60 Hz sine wave
Zero-cross detection input frequency	f_{ZX}	45		1000	Hz	

Zero-Cross Detection Waveform

Note: In the above waveforms, both 0-to-1 and 1-to-0 transitions of the zero-cross detection signal delay from the low-to-high and high-to-low transitions of the AC input signal, respectively. However, it is possible that the zero-cross detection leads low-to-high and/or high-to-low transition(s) of the AC input signal.

49-001055A

Capacitance

$T_A = 25°C$, $V_{DD} = 0V$, $f = 1.0$ MHz, Unmeasured pins returned to GND

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	C_I			15	pF	$P0_0$, $P0_3$
Output capacitance	C_O			15	pF	Port 2
				35	pF	Ports 3, 8, 9
I/O capacitance	C_{IO}			15	pF	$P0_1$, $P0_2$
				35	pF	Ports 4, 5, 10, 11

AC Characteristics

μPD7527A/28A

$T_A = -10°C$ to $+70°C$, $V_{DD} = +2.7V$ to $6.0V$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Cycle time (Note 1)	t_{CY}	3.3		200	μs	$V_{DD} = 4.5V$ to 6.0V
		6.9		200	μs	
$P0_0$ event input frequency	f_{P0}	0		610	kHz	$V_{DD} = 4.5V$ to 6.0V
		0		290	kHz	
$P0_0$ input rise time	t_{P0R}			0.1	μs	
$P0_0$ input fall time	t_{P0F}			0.1	μs	
$P0_0$ input pulse width, low	t_{P0L}	1.63			μs	
$P0_0$ input pulse width, high	t_{P0H}	0.72			μs	$V_{DD} = 4.5V$ to 6.0V
$\overline{SCK}$ cycle time	t_{KCY}	3.0			μs	Input; $V_{DD} = 4.5V$ to 6.0V
		3.3			μs	Output; $V_{DD} = 4.5V$ to 6.0V
		6.9			μs	Input
		8.0			μs	Output
$\overline{SCK}$ pulse width, low	t_{KL}	3.35			μs	Input
		3.9			μs	Output
$\overline{SCK}$ pulse width, high	t_{KH}	1.4			μs	Input; $V_{DD} = 4.5V$ to 6.0V
		1.55			μs	Output; $V_{DD} = 4.5V$ to 6.0V
SI set-up time (to rising-edge of $\overline{SCK}$)	t_{SIK}	300			ns	
SI hold time (after rising-edge of $\overline{SCK}$)	t_{KSI}	450			ns	
SO output delay time (after falling-edge of $\overline{SCK}$)	t_{KSO}			850	ns	$V_{DD} = 4.5V$ to 6.0V
				1200	ns	
INT0 pulse width, high, low	t_{I0H}, t_{I0L}	10			μs	
RESET pulse width, high, low	t_{RSH}, t_{RSL}	10			μs	

AC Characteristics (cont)

μPD75CG28E

$T_A = -10°C$ to $+70°C$, $V_{DD} = +5V \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Cycle time (Note 1)	t_{CY}	4.0		200	μs	
PO$_0$ event input frequency	f_{PO}	0		500	kHz	
PO$_0$ input rise time	t_{POR}			0.2	μs	
PO$_0$ input fall time	t_{POF}			0.2	μs	
PO$_0$ input pulse width, high, low	t_{POH}, t_{POL}	0.8			μs	
$\overline{SCK}$ cycle time	t_{KCY}	3.0			μs	Input
		4.0			μs	Output
$\overline{SCK}$ pulse width, low	t_{KL}	1.8			μs	Output
$\overline{SCK}$ pulse width, high	t_{KH}	1.3			μs	Input
SI set-up time (to rising-edge of $\overline{SCK}$)	t_{SIK}	300			ns	
SI hold time (after rising-edge of $\overline{SCK}$)	t_{KSI}	450			ns	
SO output delay time (after falling-edge of $\overline{SCK}$)	t_{KSO}			850	ns	
INT0 pulse width, high, low	t_{IOH}, t_{IOL}	10			μs	
RESET pulse width, high, low	t_{RSH}, t_{RSL}	10			μs	
Data input delay time from address	t_{ACC}			700	ns	
Data input delay time from $\overline{CE}$	t_{CE}			700	ns	
Input hold time after address	t_{IH}	0			ns	

Note:

(1) $t_{CY} = 2/f_{CC}$ or $2/f_C$

AC Waveform Measurement Points (Except CL1)

49-001056A

Oscillation Characteristics

μPD7527A/28A

$T_A = -10°C$ to $+70°C$, $V_{DD} = 2.7V$ to $6.0V$

Parameter	Symbol	Min	Typ	Max	Unit	Conditons
System clock oscillation frequency (Note 1)	f_{CC}	300	400	500	kHz	R = 39 kΩ ±2% V_{DD} = 4.5 V to 6.0 V
		150	200	250	kHz	R = 82 kΩ ±2%
System clock CL1 input frequency (Note 2)	f_C	10		610	kHz	V_{DD} = 4.5 V to 6.0 V
		10		290	kHz	
CL1 input rise time (Note 2)	t_{CR}			0.1	μs	
CL1 input fall time (Note 2)	t_{CF}			0.1	μs	
CL1 input pulse width, low (Note 2)	t_{CL}	0.7		50	μs	
CL1 input pulse width, high (Note 2)	t_{CH}	1.63		50	μs	V_{DD} = 4.5 V to 6.0 V

μPD75CG28E

$T_A = -10°C$ to $+70°C$, $V_{DD} = 5V \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
System clock oscillation frequency (Note 1)	f_{CC}	300	400	500	kHz	R = 39 kΩ ± 2%
		110	150	190	kHz	R = 110 kΩ ± 2%
System clock CL1 input frequency (Note 2)	f_C	10		500	kHz	
CL1 input rise time (Note 2)	t_{CR}			0.2	μs	
CL1 input fall time (Note 2)	t_{CF}			0.2	μs	
CL1 input pulse width, high, low	t_{CH}, t_{CL}	0.8		50	μs	

Note:

(1) R, C (see figure 3).   (2) External clock (see figure 4).

Figure 3. Recommended RC Oscillator Circuit

C = 33 pF ± 5% |ΔC| ≤ 60 ppm/°C

Figure 4. Recommended External Clock Circuit

Stop Mode Low Voltage Data Retention Characteristics

μPD7527A/28A

$T_A = -10°C$ to $+70°C$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
			Limits			
Data retention supply voltage	V_{DDDR}	2.0		6.0	V	
Data retention supply current	I_{DDDR}		0.3	10	μA	$V_{DDDR} = 2$ V (Note 1)
			7	30	μA	$V_{DDDR} = 2$ V (Note 2)
Data retention RESET input voltage high	V_{IHDR}	$0.9 V_{DDDR}$		$V_{DDDR} +0.2$	V	
RESET set-up time	t_{SRS}	0			μs	
RESET hold time	t_{HRS}	0			μs	

μPD75CG28E

$T_A = -10°C$ to $+70°C$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
			Limits			
Data retention supply voltage	V_{DDDR}	2.0		5.5	V	
Data retention supply current	I_{DDDR}		7	30	μA	$V_{DDDR} = 2$ V
Data retention RESET input voltage high	V_{IHDR}	$0.9 V_{DDDR}$		$V_{DDDR} +0.2$	V	
RESET set-up time	t_{SRS}	0			μs	
RESET hold time	t_{HRS}	0			μs	

Note:

(1) Without zero-cross detector

(2) With zero-cross detector

Data Retention Mode Timing

μPD75CG28E EPROM Interface

A 4-Kbyte EPROM (2732) plugs into socket pins on top of the μPD75CG28E. A high input to MSEL selects μPD7527A mode and fixes the A_{11} output high level in order to access the upper 2-Kbytes of the 4-Kbyte EPROM. When MSEL is open, μPD7528A mode is selected. All EPROM addresses can be accessed because A_{11} functions as the MSB of the address. Figure 5 shows the address control unit. Figures 6 and 7 show the μPD75CG28E connected with the 2732.

Figure 8 shows the EPROM read timing. Data is read into the instruction buffer at the end of the T4 state. The chip enable ($\overline{CE}$) signal is made active during 2 states (T3, T4) in order to decrease the power consumption of the EPROM.

## Figure 5. Address Control Unit

Figure 6. Connection with the 2732 (μPD7527A Mode)

### Figure 7. Connection with the 2732 (μPD7528A Mode)


Figure 8. EPROM Read Timing

Timing Waveforms

EPROM (μPD75CG28E only)

$A_0 - A_{11}$

t_{ACC}

$\overline{CE}$

t_{CE} t_{IH}

$I_0 - I_7$

49-001075A

Clock

$1/f_C$

t_{CL} t_{CH}

CL1 Input

t_{CR} t_{CF}

$1/f_{PO}$

t_{POL} t_{POH}

PO_0 Input

t_{POR} t_{POF}

49-001073A

Serial Interface

t_{KCY}

t_{KL} t_{KH}

$\overline{SCK}$

t_{SIK} t_{KSI}

SI   Input Data

t_{KSO}

SO   Output Data

49-001074A

Interrupt Input

t_{RSL} t_{PSH}

RESET

49-001169A

Reset Input

t_{IOL} t_{IOH}

INT0

49-001168A

Differences Among the μPD7527A/28A/CG28E

|	μPD75CG28E	μPD7527A	μPD7528A
Program memory	4 Kbyte EPROM (2732) connectable on top	On-chip 2 Kbyte ROM	On-chip 4 Kbyte ROM
Data memory (RAM)	160×4	128×4	160×4
High-voltage output lines	All open-drain outputs	On-chip load capacitor or open drain output (bit by bit, mask optional)	
V_{LOAD} pin	No		
Zero-cross detection	Yes	Mask optional	
Package	42-pin ceramic piggyback DIP bottom pin compatible with μPD7527A/28A	42-pin plastic DIP 42-pin plastic shrink DIP	
Power supply	5 V	2.7 V to 6.0 V	