



www.ti.com

SBAS166C - JUNE 2001 - REVISED SEPTEMBER 2008

# Dual, 10-Bit, 125MSPS DIGITAL-TO-ANALOG CONVERTER

# **FEATURES**

• 125MSPS UPDATE RATE

● SINGLE SUPPLY: +3.3V or +5V

● HIGH SFDR: 68dB at f<sub>OUT</sub> = 20MHz

● LOW GLITCH: 2pV-s

● LOW POWER: 310mW at +5V

INTERNAL REFERENCE

● POWER-DOWN MODE: 23mW

## DESCRIPTION

The DAC2900 is a monolithic, 10-bit, dual-channel, high-speed Digital-to-Analog Converter (DAC), and is optimized to provide high dynamic performance while dissipating only 310mW on a +5V single supply.

Operating with high update rates of up to 125MSPS, the DAC2900 offers exceptional dynamic performance, and enables the generation of very high output frequencies suitable for *Direct IF* applications. The DAC2900 has been optimized for communications applications in which separate I and Q data are processed while maintaining tight gain and offset matching.

Each DAC has a high-impedance differential-current output, suitable for single-ended or differential analog output configurations.

## APPLICATIONS

- COMMUNICATIONS:
   Base Stations, WLL, WLAN
   Baseband I/Q Modulation
- MEDICAL/TEST INSTRUMENTATION
- ARBITRARY WAVEFORM GENERATORS (ARB)
- DIRECT DIGITAL SYNTHESIS (DDS)

The DAC2900 combines high dynamic performance with a high throughput rate to create a cost-effective solution for a wide variety of waveform-synthesis applications:

- Pin compatibility between family members provides 10-bit (DAC2900), 12-bit (DAC2902), and 14-bit (DAC2904) resolution.
- Pin compatible to the AD9763 dual DAC.
- Gain matching is typically 0.5% of full-scale, and offset matching is specified at 0.02% max.
- The DAC2900 utilizes an advanced CMOS process; the segmented architecture minimizes output glitch energy, and maximizes dynamic performance.
- All digital inputs are +3.3V and +5V logic compatible.
   The DAC2900 has an internal reference circuit, and allows use of an external reference.
- The DAC2900 is available in a TQFP-48 package, and is specified over the extended industrial temperature range of -40°C to +85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



#### **ABSOLUTE MAXIMUM RATINGS**

.V 4- AOND	0.01/401/
+V <sub>A</sub> to AGND	
+V <sub>D</sub> to DGND	0.3V to +6V
AGND to DGND	0.3V to +0.3V
+V <sub>A</sub> to +V <sub>D</sub>	6V to +6V
CLK, PD to DGND	
D0-D9 to DGND	$-0.3V$ to $V_D + 0.3V$
I <sub>OUT</sub> , I <sub>OUT</sub> to AGND	–1V to V <sub>A</sub> + 0.3V
BW, BYP to AGND	0.3V to V <sub>A</sub> + 0.3V
REF <sub>IN</sub> , FSA to AGND	
INT/EXT to AGND	0.3V to V <sub>A</sub> + 0.3V
Junction Temperature	+150°C
Case Temperature	+100°C
Storage Temperature	+125°C



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
DAC2900Y	TQFP-48	PFB "	-40°C to +85°C "	DAC2900Y	DAC2900Y/250 DAC2900Y/1K	Tape and Reel, 250 Tape and Reel, 1000

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

PRODUCT	EVM ORDERING NUMBER	COMMENT
DAC2900	DAC2900-EVM	Fully populated evaluation board. See user manual for details.

# **ELECTRICAL CHARACTERISTICS**

At  $T_{MIN}$  to  $T_{MAX}$ ,  $+V_A = +5V$ ,  $+V_D = +3.3V$ , differential transformer coupled output, and  $50\Omega$  doubly-terminated, unless otherwise noted. Independent Gain mode.

			DAC2900Y		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESOLUTION			10		Bits
Output Update Rate (f <sub>CLOCK</sub> )			125		MSPS
STATIC ACCURACY <sup>(1)</sup>					
Differential Nonlinearity (DNL)	$T_A = +25^{\circ}C$		±0.25		LSB
	$T_{MIN}$ to $T_{MAX}$	-1.0		+1.0	LSB
Integral Nonlinearity (INL)	$T_A = +25^{\circ}C$		±0.25		LSB
	$T_{MIN}$ to $T_{MAX}$	-1.0		+1.0	LSB
DYNAMIC PERFORMANCE					
Spurious-Free Dynamic Range (SFDR)	To Nyquist				
f <sub>OUT</sub> = 1MHz, f <sub>CLOCK</sub> = 50MSPS	0dBFS Output	70	80		dBc
	-6dBFS Output		75		dBc
	-12dBFS Output		70		dBc
f <sub>OUT</sub> = 1MHz, f <sub>CLOCK</sub> = 26MSPS			80		dBc
$f_{OUT} = 2.18MHz, f_{CLOCK} = 52MSPS$			80		dBc
$f_{OUT} = 5.24MHz, f_{CLOCK} = 52MSPS$			80		dBc
$f_{OUT} = 10.4MHz$ , $f_{CLOCK} = 78MSPS$			75		dBc
f <sub>OUT</sub> = 15.7MHz, f <sub>CLOCK</sub> = 78MSPS			71		dBc
$f_{OUT} = 5.04MHz$ , $f_{CLOCK} = 100MSPS$			80		dBc
f <sub>OUT</sub> = 20.2MHz, f <sub>CLOCK</sub> = 100MSPS			68		dBc
$f_{OUT} = 20.1 MHz$ , $f_{CLOCK} = 125 MSPS$			61 56		dBc dBc
f <sub>OUT</sub> = 40.2MHz, f <sub>CLOCK</sub> = 125MSPS Spurious-Free Dynamic Range within a Window			56		ubc
$f_{OLIT} = 1.0MHz$ , $f_{CLOCK} = 50MSPS$	2MHz Span		86		dBc
$f_{OUT} = 5.02MHz$ , $f_{CLOCK} = 50MSPS$	10MHz Span		80		dBc
$f_{OUT} = 5.03MHz$ , $f_{CLOCK} = 78MSPS$	10MHz Span		80		dBc
$f_{OUT} = 5.04MHz$ , $f_{CLOCK} = 125MSPS$	10MHz Span		80		dBc
Total Harmonic Distortion (THD)	•				
$f_{OUT} = 1MHz, f_{CLOCK} = 50MSPS$			-77	-68	dBc
$f_{OUT} = 5.02MHz, f_{CLOCK} = 50MSPS$			-74		dBc
$f_{OUT} = 5.03MHz, f_{CLOCK} = 78MSPS$			-73		dBc
$f_{OUT} = 5.04MHz$ , $f_{CLOCK} = 125MSPS$			-70		dBc
Multitone Power Ratio	8 Tone with 110kHz Spacing				
$f_{OUT} = 2.0MHz$ to 2.99MHz, $f_{CLOCK} = 65MSPS$	0dBFS Output		80		dBc

# **ELECTRICAL CHARACTERISTICS (continued)**


At  $T_{MIN}$  to  $T_{MAX}$ ,  $+V_A$  = +5V,  $+V_D$  = +3.3V, differential transformer coupled output, and  $50\Omega$  doubly-terminated, unless otherwise noted. Independent Gain mode.

PARAMETER	$\Lambda_{\text{C}} \Gamma_{\text{MIN}} \text{ to } \Gamma_{\text{MAX}}, + V_{\text{A}} = +5V, + V_{\text{D}} = +3.3V, \text{ differential}$			DAC2900Y		UNIT	
DYMAMIC PERFORMANCE (Cont.)	PARAMETER	TEST CONDITIONS	MIN		MAX		
Signate-Noise Ratio (SNR)							
Signal-sto-Noise and Distortion (SINAD)	Signal-to-Noise Ratio (SNR)	0dBFS Output		62		dBc	
Signal-sto-Noise and Distortion (SINAD)	` ,						
Channel Isolation   Channel Isolation   Chur = HMFz, f <sub>2000</sub> = 52MSPS   dBc	Signal-to-Noise and Distortion (SINAD)	0dBFS Output		61.5		dBc	
Channel Isolation   Channel Isolation   Chur = HMFz, f <sub>2000</sub> = 52MSPS   dBc	$f_{OUT} = 5.02MHz$ , $f_{CLOCK} = 50MHz$	·					
Four = 20MHz, fusion = 125MSPS   100 - 11%   30	Channel Isolation						
Four = 20MHz, fusion = 125MSPS   100 - 11%   30	$f_{OUT} = 1MHz$ , $f_{CLOCK} = 52MSPS$			85		dBc	
10% to 90%   2				77		dBc	
Dight   Time <sup>(C)</sup>   10% to 90%   2   2   pV-8	Output Settling Time <sup>(2)</sup>	to 0.1%		30		ns	
Dick Accuracy   All Bits HIGH, \( \bar{\chick}_{\chick} \tau \)   Pow-s   Doc Accuracy   Pull-Scale Output Range®(FSR)   All Bits HIGH, \( \bar{\chick}_{\chick} \tau \)   All All All All All All All All All A	Output Rise Time <sup>(2)</sup>	10% to 90%		2		ns	
DC ACCURACY   All Bits HIGH.	Output Fall Time <sup>(2)</sup>	10% to 90%		2		ns	
Full-Scale Output Ranges <sup>(a)</sup> (FSR)	Glitch Impulse			2		pV-s	
Full-Scale Output Ranges <sup>(a)</sup> (FSR)	DC ACCURACY						
Output Capacitance Range   Signature		All Bits HIGH, IOUT	2		20	mA	
Sain Error   Full-Scale   Sain Error   With Internal Reference   -5	. 5 , ,	, , , ,					
Sain Matching   With Internal Reference   -2.0   0.5   42.0   45.0	Gain Error—Full-Scale	With Internal Reference	<b>–</b> 5	±1		%FSR	
Sain Matching	Gain Error						
Sain Drift	Gain Matching	With Internal Reference	-2.0		+2.0	%FSR	
Offset Drift Prower-Supply Rejection, +V <sub>p</sub> With Internal Reference +5V,±10%         ±0.2 -0.25         ±0.2 +0.25         ppmFSR/C %FSR/V %FSR/V %FSR/V           Output Noise         I <sub>OUT</sub> = 20mA, R <sub>100p</sub> = 50Ω I <sub>OUT</sub> = 20mA, R <sub>100p</sub> = 50Ω I <sub>OUT</sub> = 20mA         50         ±0.25         ±0.25         ±0.25         ±0.25         %FSR/V %FSR/V         ±0.025         ±0.025         ±0.025         ±0.025         %FSR/V         ±0.025         ±0.025         ±0.025         %FSR/V         ±0.025         ±0.025         ±0.025         ½0.025         ½0.025         ½0.025         ±0.025         ½0.025         ½0.025         ½0.025         ½0.025         ½0.025         ½0.025         ½0.025         ±0.025	Gain Drift	With Internal Reference		±50		ppmFSR/°C	
Power-Supply Rejection, +V <sub>A</sub>   +5V, ±10%   -0.2   +0.25   %FSR/V   Power-Supply Rejection, +V <sub>A</sub>   +3.3V, ±10%   -0.025   -0.	Offset Error	With Internal Reference	-0.02		+0.02	%FSR	
Power-Supply Rejection, +V <sub>0</sub>	Offset Drift	With Internal Reference		±0.2		ppmFSR/°C	
Output Noise         I <sub>QUT</sub> = 20mA, R <sub>LOAD</sub> = 50Ω I <sub>QUT</sub> = 20mA         50 30 30 m/NHZ pA/NHZ         PA/NHZ pA/NHZ           Output Resistance Output Capacitance         I <sub>QUT</sub> , I <sub>QUT</sub> to Ground         6         mS         F           Reference Voltage Reference Voltage Prift Reference Voltage Drift Reference Wultiplying Bandwidth Input Compliance Range         ±1.18         ±1.25         ±1.31         ypmFSR/°C Reference Quitage Drift Reference Multiplying Bandwidth Input Compliance Range         0.3         MHz         MHz         ypmFSR/°C Reference Quitage Drift Reference Multiplying Bandwidth Input Compliance Range         Straight Binary         ±1.25         V         ypmFSR/°C Reference Quitage Male	Power-Supply Rejection, +V <sub>A</sub>	+5V, ±10%	-0.2		+0.2	%FSR/V	
Court   Resistance   Court	Power-Supply Rejection, +V <sub>D</sub>	+3.3V, ±10%	-0.025		+0.025	%FSR/V	
Output Resistance         Lour, Lour to Ground         200         kΩ           REFERENCE/CONTROL AMP         FREFERENCE/CONTROL AMP         +1.18         +1.25         +1.31         V           Reference Voltage Drift         ±50         ±50         npmFSR/°C         ppmFSR/°C         Reference Voltage Drift         ±50         npmFSR/°C         NMHz         yppmFSR/°C         NMHz         MHz         yppmFSR/°C         NMHz         NMHz         yppmFSR/°C         NMHz         yppmFSR/°C<	Output Noise	$I_{OUT} = 20$ mA, $R_{LOAD} = 50\Omega$		50		pA/√Hz	
Output Capacitance		I <sub>OUT</sub> = 2mA		30		pA/√ <del>Hz</del>	
Reference Voltage	Output Resistance			200		kΩ	
Reference Voltage   H1.18	Output Capacitance	I <sub>OUT</sub> , I <sub>OUT</sub> to Ground		6		pF	
Reference Voltage Drift	REFERENCE/CONTROL AMP						
100	Reference Voltage		+1.18	+1.25	+1.31	V	
Reference Multiplying Bandwidth Input Compliance Range	Reference Voltage Drift			±50		ppmFSR/°C	
Input Compliance Range	Reference Output Current			100		nA	
Digital Inputs   Digital Inputs   Straight Binary   Straight Binary   Straight Binary   Straight Binary   Straight Binary   Straight Provided	Reference Multiplying Bandwidth			0.3		MHz	
Logic Coding         Straight Binary           Logic High Voltage, V <sub>H</sub> ,         +V <sub>D</sub> = +5V         3.5         5         V           Logic Low Voltage, V <sub>IL</sub> +V <sub>D</sub> = 5V         0         1.2         V           Logic High Voltage, V <sub>IH</sub> +V <sub>D</sub> = 3.3V         2         3         V           Logic Low Voltage, V <sub>IL</sub> +V <sub>D</sub> = 3.3V         0         0.8         V           Logic Low Current I <sub>IH</sub> (a)         +V <sub>D</sub> = 3.3V         ±10         µA           Logic Low Current I <sub>IH</sub> (a)         +V <sub>D</sub> = 3.3V         ±10         µA           Input Capacitance         5         pF           POWER SUPLY           Supply Voltages         +V <sub>A</sub> +3.0         +5         +5.5         V           +V <sub>A</sub> +V <sub>A</sub> +3.0         +5         +5.5         V           Supply Current         V <sub>A</sub> = +5V, I <sub>OUT</sub> = 20mA         58         65         mA           I <sub>V<sub>A</sub></sub> (5)         Power-Down Mode         1.7         3         mA           I <sub>V<sub>A</sub></sub> (6)         Power-Down Mode         1.7         3         mA           Power Dissipation(6)         V <sub>A</sub> = +5V, V <sub>D</sub> = 3.3V, I <sub>OUT</sub> = 20mA         348         390         mW           Power D	Input Compliance Range		+0.5		+1.25	V	
Logic High Voltage, V <sub>IH</sub> Logic Low Voltage, V <sub>IH</sub> Logic Low Voltage, V <sub>IL</sub> Logic Low Voltage, V <sub>IL</sub> Logic High Voltage, V <sub>IH</sub> Logic Low Voltage, V <sub>IL</sub> Logic High Voltage, V <sub>IL</sub> Logic Low Cottage, V <sub>IL</sub> Logic Low Current I <sub>IH</sub> (4) Logic Low Current Input Capacitance  POWER SUPPLY Supply Voltages +V <sub>A</sub> +V <sub>D</sub> = 3.3V +V <sub>D</sub> = 3.2V	DIGITAL INPUTS						
Logic Low Voltage, V <sub>II</sub> +V <sub>D</sub> = +5V         0         1.2         V           Logic High Voltage, V <sub>IH</sub> +V <sub>D</sub> = 3.3V         2         3         V           Logic High Current I <sub>IH</sub> <sup>(4)</sup> +V <sub>D</sub> = 3.3V         ±10         µA           Logic Low Current I <sub>IH</sub> <sup>(4)</sup> +V <sub>D</sub> = 3.3V         ±10         µA           Logic Low Current I <sub>IH</sub> <sup>(4)</sup> +V <sub>D</sub> = 3.3V         ±10         µA           Input Capacitance         5         pF           POWER SUPPLY           Supply Voltages         +3.0         +5         +5.5         V           +V <sub>A</sub> +3.0         +5         +5.5         V           +V <sub>D</sub> +3.0         +5         +5.5         V           +V <sub>D</sub> +3.0         +5         +5.5         V           Supply Current I <sub>IV,A</sub> <sup>(5)</sup> V <sub>A</sub> = +5V, I <sub>OUT</sub> = 20mA         58         65         mA           I <sub>V<sub>A</sub></sub> <sup>(5)</sup> Power-Down Mode         1.7         3         mA           I <sub>V<sub>A</sub></sub> <sup>(5)</sup> Power-Down Mode         1.7         3         mA           I <sub>V<sub>A</sub></sub> <sup>(6)</sup> V <sub>A</sub> = +5V, V <sub>D</sub> = 3.3V, I <sub>OUT</sub> = 20mA         310         350         mW           Power Dissipation ( <sup>(6)</sup>	Logic Coding			Straight Binary			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Logic High Voltage, V <sub>IH</sub>	+V <sub>D</sub> = +5V	3.5	5		V	
Logic Low Voltage, V <sub>IL</sub> +V <sub>D</sub> = 3.3V         0         0.8         V           Logic High Current I <sub>IH</sub> (4)         +V <sub>D</sub> = 3.3V         ±10         μA           Logic Low Current I <sub>IH</sub> (4)         +V <sub>D</sub> = 3.3V         ±10         μA           Input Capacitance         5         pF           POWER SUPPLY           Supply Voltages         +V <sub>A</sub> +3.0         +5         +5.5         V           +V <sub>D</sub> +3.0         +5         +5.5         V           Supply Current         V <sub>A</sub> (5)         +3.0         +5         +5.5         V           V <sub>A</sub> (6)         Power-Down Mode         1.7         3         mA           V <sub>A</sub> (6)         Power-Down Mode         1.7         3         mA           V <sub>D</sub> (6)         4.2         7         mA           V <sub>D</sub> (6)         17         19.5         mA           V <sub>D</sub> (6)         17         19.5         mA           Power Dissipation(6)         V <sub>A</sub> = +5V, V <sub>D</sub> = 3.3V, I <sub>OUT</sub> = 20mA         310         350         mW           Power Dissipation         V <sub>A</sub> = +5V, V <sub>D</sub> = 3.3V, I <sub>OUT</sub> = 2mA         130         mW           Power Dissipation         Power-Down Mode         23         38<	Logic Low Voltage, V <sub>IL</sub>	$+V_D = +5V$		0	1.2	V	
Logic High Current $I_{H}$ $I_{P}$ $I$	Logic High Voltage, V <sub>IH</sub>	$+V_{D} = 3.3V$	2	3		V	
Logic Low Current $+V_D = 3.3V$ $\pm 10$ $\mu A$ Input Capacitance $+V_D = 3.3V$ $\pm 10$ $5$ $\mu A$ POWER SUPPLY           Supply Voltages $+V_A$ $+3.0$ $+5$ $+5.5$ $V$ $+V_D$ $+3.0$ $+5$ $+5.5$ $V$ Supply Current $V_A = +5V$ , $I_{OUT} = 20mA$ $58$ $65$ $mA$ $I_{V_A}^{(5)}$ $I_{V_D}^{(6)}$	Logic Low Voltage, V <sub>IL</sub>			0	0.8	V	
Input Capacitance   5	Logic High Current, I <sub>IH</sub> (4)			±10			
POWER SUPPLY           Supply Voltages         +VA         +3.0         +5         +5.5         V           +VD         +3.0         +3.3         +5.5         V           Supply Current $I_{VA}^{(5)}$ 58         65         mA $I_{VA}^{(6)}$ Power-Down Mode         1.7         3         mA $I_{VD}^{(6)}$ 4.2         7         mA $I_{VD}^{(6)}$ 17         19.5         mA           Power Dissipation(6)         VA = +5V, VD = 3.3V, IOUT = 20mA         310         350         mW           Power Dissipation(6)         VA = +5V, VD = 3.3V, IOUT = 20mA         348         390         mW           Power Dissipation(7)         VA = +5V, VD = 3.3V, IOUT = 20mA         348         390         mW           Power Dissipation(8)         VA = +5V, VD = 3.3V, IOUT = 20mA         348         390         mW           Power Dissipation(9)         VA = +5V, VD = 3.3V, IOUT = 20mA         348         390         mW           Power Dissipation(9)         VA = +5V, VD = 3.3V, IOUT = 20mA         130         mW         C/W           Power Dissipation(9)         VA = +5V, VD = 3.3V, IOUT = 20mA         130         mW         C/W         C/W </td <td>Logic Low Current</td> <td><math>+V_{D} = 3.3V</math></td> <td></td> <td>±10</td> <td></td> <td>μΑ</td>	Logic Low Current	$+V_{D} = 3.3V$		±10		μΑ	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Capacitance			5		pF	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	POWER SUPPLY						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Supply Voltages						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	+V <sub>A</sub>		+3.0	+5	+5.5	V	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	+V <sub>D</sub>		+3.0	+3.3	+5.5	V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Supply Current						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						mA	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Power-Down Mode					
$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Power Dissipation (6) $V_{A} = +5V, V_{D} = 3.3V, I_{OUT} = 20\text{mA} \\ V_{A} = +5V, V_{D} = 3.5V, V_{$							
Power Dissipation $^{(5)}$ $V_A = +5V, V_D = 3.3V, I_{OUT} = 2\text{mA}$ Power Dissipation $^{(5)}$ Power-Down Mode $^{(5)}$							
Power Dissipation Power-Down Mode 23 38 mW Thermal Resistance, TQFP-48 $\theta_{\rm JA} \\ \theta_{\rm JC} \\ \hline {\bf TEMPERATURE RANGE} \\ Specified Ambient -40 +85 °C$	·				390		
Thermal Resistance, TQFP-48 $\theta_{\rm JA} \\ \theta_{\rm JC} \\ \hline {\bf TEMPERATURE RANGE} \\ {\bf Specified} \\ {\bf Ambient} \\ {\bf -40} \\ {\bf +85} \\ {\bf ^{\rm C}CW}$	•						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	•	Power-Down Mode		23	38	mW	
θ <sub>JC</sub> 13         °C/W           TEMPERATURE RANGE         Ambient         -40         +85         °C							
TEMPERATURE RANGE Specified Ambient -40 +85 °C							
Specified         Ambient         -40         +85         °C			ļ	13		~C/W	
	TEMPERATURE RANGE					_	
∪perating         Ambient         -40         +85         °C	Specified						
	Operating	Ambient	-40		+85	°C	

NOTES: (1) At output  $l_{OUT}$ , while driving a virtual ground. (2) Measured single-ended into  $50\Omega$  load. (3) Nominal full-scale output current is  $32 \times l_{REF}$ ; see Application Information section for details. (4) Typically  $45\mu$ A for the PD pin, which has an internal pull-down resistor. (5) Measured at  $f_{CLOCK} = 25MSPS$  and  $f_{OUT} = 40MHz$ .




#### **PIN CONFIGURATION**



### **PIN DESCRIPTIONS**

PIN	DESIGNATOR	DESCRIPTION
1-10	D[9:0]_1	Data Port DAC1, Data Bit 9 (MSB) to Bit 0 (LSB).
11-14	NC	No Connection
15	DGND	Digital Ground
16	+V <sub>D</sub>	Digital Supply, +3.0V to +5.5V
17	WRT1	DAC1 Input Latches Write Signal
18	CLK1	Clock Input DAC1
19	CLK2	Clock Input DAC2
20	WRT2	DAC2 Input Latches Write Signal
21	DGND	Digital Ground
22	+V <sub>D</sub>	Digital Supply, +3.0V to +5.5V
23-32	D[9:0]_2	Data Port DAC2, Data Bit 9 (MSB) to Bit 0 (LSB).
33-36	NC	No Connection
37	PD	Power-Down Function Control Input; H = DAC in power-down mode; L = DAC in normal operation (Internal pull-down for default L).
38	AGND	Analog Ground
39	I <sub>OUT</sub> 2	Current Output DAC2. Full-scale with all bits of data port 2 high.
40	I <sub>ou⊤</sub> 2	Complementary Current Output DAC2. Full-scale with all bits of data port 2 low.
41	FSA2	Full-Scale Adjust, DAC2. Connect External R <sub>SET</sub> Resistor
42	GSET	Gain-Setting Mode (H = 1 Resistor, L = 2 Resistor)
43	REF <sub>IN</sub>	Internal Reference Voltage output; External Reference Voltage input. Bypass with 0.1μF to AGND for internal reference operation.
44	FSA1	Full-Scale Adjust, DAC1. Connect External R <sub>SET</sub> Resistor
45	I <sub>OUT</sub> 1	Complementary Current Output DAC1. Full-scale with all bits of data port 1 low.
46	I <sub>OUT</sub> 1	Current Output DAC1. Full-scale with all bits of data port 1 high.
47	+V <sub>A</sub>	Analog Supply, +3.0V to +5.5V
48	NC	No Connection





#### **DIGITAL INPUTS AND TIMING**


The data input ports of the DAC2900 accept a standard positive coding with data bit D9 being the most significant bit (MSB). The converter outputs support a clock rate of up to 125MSPS. The best performance will typically be achieved with a symmetrical duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Also, the setup and hold times may be chosen within their specified limits.


All digital inputs of the DAC2900 are CMOS-compatible. The logic thresholds depend on the applied digital supply voltages, such that they are set to approximately half the supply voltage:  $V_{th} = +V_D/2$  ( $\pm 20\%$  tolerance). The DAC2900 is designed to operate with a digital supply ( $\pm V_D$ ) of  $\pm 3.0V$  to  $\pm 5.5V$ .


The two converter channels within the DAC2900 consist of two independent, 10-bit, parallel data ports. Each DAC channel is controlled by its own set of write (WRT1, WRT2) and clock (CLK1, CLK2) inputs. Here, the WRT lines control the channel input latches and the CLK lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRT line. This data is presented to the DAC latch on the following falling edge of the WRT signal. On the next rising edge of the CLK line, the DAC is updated with the new data and the analog output signal will change accordingly. The double latch architecture of the DAC2900 results in a defined sequence for the WRT and CLK signals, expressed by parameter t<sub>CW</sub>. A correct timing is observed when the rising edge of CLK occurs at the same time, or before, the rising edge of the WRT signal. This condition can simply be met by connecting the WRT and CLK lines together. Note that all specifications were measured with the WRT and CLK lines connected together.


# **TYPICAL CHARACTERISTICS**


 $At T_A = +25^{\circ}C, +V_A = +5V, +V_D = +3.3V, \\ differential output I_{OUTFS} = 20mA, \\ 50\Omega \\ double-terminated load, SFDR up to Nyquist, \\ unless otherwise noted.$ 




















# **TYPICAL CHARACTERISTICS (continued)**


At  $T_A = +25^{\circ}\text{C}$ ,  $+V_A = +5\text{V}$ ,  $+V_D = +3.3\text{V}$ , differential output  $I_{OUTFS} = 20\text{mA}$ ,  $50\Omega$  double-terminated load, SFDR up to Nyquist, unless otherwise noted.


















# **TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25^{\circ}\text{C}$ ,  $+V_A = +5\text{V}$ ,  $+V_D = +3.3\text{V}$ , differential output  $I_{OUTFS} = 20\text{mA}$ ,  $50\Omega$  double-terminated load, SFDR up to Nyquist, unless otherwise noted.









# **APPLICATION INFORMATION**

#### THEORY OF OPERATION

The architecture of the DAC2900 uses the current steering technique to enable fast switching and a high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20mA, as shown in Figure 1. An internal decoder addresses the differential current switches each time the DAC is updated and a corresponding output current is formed by steering all currents to either output summing node,  $I_{OUT}$  or  $I_{\overline{OUT}}$ . The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and double the peak-to-peak output signal swing by a factor of two, compared to single-ended operation.

The segmented architecture results in a significant reduction of the glitch energy, improves the dynamic performance (SFDR), and DNL. The current outputs maintain a very high output impedance of greater than  $200k\Omega$ .

The full-scale output current is determined by the ratio of the internal reference voltage (1.24V) and an external resistor,  $R_{SET}$ . The resulting  $I_{REF}$  is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2mA to 20mA, depending on the value of  $R_{SET}$ .

The DAC2900 is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section consists of the current source array with its associated switches, and the reference circuitry.

#### DAC TRANSFER FUNCTION

The full-scale output current, I<sub>OUTFS</sub>, is the summation of the two complementary output currents:

$$I_{OUTFS} = I_{OUT} + I_{\overline{OUT}}$$
 (1)

The individual output currents depend on the DAC code and can be expressed as:

$$I_{OUT} = I_{OUTFS} \times (Code/1024)$$
 (2)

$$I_{\overline{OUT}} = I_{\overline{OUTFS}} \times (1023 - \text{Code})/1024$$
 (3)

where Code is the decimal representation of the DAC data input word. Additionally,  $I_{OUTFS}$  is a function of the reference current  $I_{REF}$ , which is determined by the reference voltage and the external setting resistor,  $R_{SET}$ .

$$I_{OUTES} = 32 \times I_{REF} = 32 \times V_{REF} / R_{SET}$$
 (4)

In most cases the complementary outputs will drive resistive loads or a terminated transformer. A signal voltage will develop at each output according to:

$$V_{OUT} = I_{OUT} \times R_{LOAD}$$
 (5)

$$V_{\overline{OUT}} = I_{\overline{OUT}} \times R_{LOAD}$$
 (6)




FIGURE 1. Block Diagram of the DAC2900.



The value of the load resistance is limited by the output compliance specification of the DAC2900. To maintain specified linearity performance, the voltage for  $I_{OUT}$  and  $I_{\overline{OUT}}$  should not exceed the maximum allowable compliance range.

The two single-ended output voltages can be combined to find the total differential output swing:

$$V_{OUTDIFF} = V_{OUT} - V_{\overline{OUT}} = \frac{(2 \times Code - 1023)}{1024} \times I_{OUTFS} \times R_{LOAD} (7)$$

#### **ANALOG OUTPUTS**

The DAC2900 provides two complementary current outputs,  $I_{OUT}$  and  $I_{OUT}$ . The simplified circuit of the analog output stage representing the differential topology is shown in Figure 2. The output impedance of  $I_{OUT}$  and  $I_{OUT}$  results from the parallel combination of the differential switches, along with the current sources and associated parasitic capacitances.




FIGURE 2. Equivalent Analog Output.

The signal voltage swing that may develop at the two outputs,  $I_{OUT}$  and  $I_{\overline{OUT}}$ , is limited by a negative and positive compliance. The negative limit of -1V is given by the breakdown voltage of the CMOS process, and exceeding it will compromise the reliability of the DAC2900, or even cause permanent damage. With the full-scale output set to 20mA, the positive compliance equals 1.25V, operating with an analog supply of  $+V_A = 5V$ . Note that the compliance range decreases to about 1V for a selected output current of  $I_{OUTFS} = 2mA$ . Care should be taken that the configuration of the DAC2900 does not exceed the compliance range to avoid degradation of the distortion performance and integral linearity.

Best distortion performance is typically achieved with the maximum full-scale output signal limited to approximately  $0.5V_{PP}$ . This is the case for a  $50\Omega$  doubly terminated load and a 20mA full-scale output current. A variety of loads can

be adapted to the output of the DAC2900 by selecting a suitable transformer while maintaining optimum voltage levels at  $I_{OUT}$  and  $I_{\overline{OUT}}$ . Furthermore, using the differential output configuration in combination with a transformer will be instrumental for achieving excellent distortion performance. Common-mode errors, such as even-order harmonics or noise, can be substantially reduced. This is particularly the case with high output frequencies.

For those applications requiring the optimum distortion and noise performance, it is recommended to select a full-scale output of 20mA. A lower full-scale range down to 2mA may be considered for applications that require a low power consumption, but can tolerate a slightly reduced performance level.

#### **OUTPUT CONFIGURATIONS**

The current outputs of the DAC2900 allow for a variety of configurations, some of which are illustrated in Table I. As mentioned previously, utilizing the converter's differential outputs will yield the best dynamic performance. Such a differential output circuit may consist of an RF transformer or a differential amplifier configuration. The transformer configuration is ideal for most applications with ac coupling, while op amps will be suitable for a DC-coupled configuration.

INPUT CODE (D9 - D0)	I <sub>OUT</sub>	I <sub>OUT</sub>
11 1111 1111	20mA	0mA
00 0000 0000	10mA	10mA
00 0000 0000	0mA	20mA

TABLE I. Input Coding versus Analog Output Current.

The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground will convert the output current into a ground-referenced voltage signal. To improve on the DC linearity an I-to-V converter can be used instead. This will result in a negative signal excursion and, therefore, requires a dual supply amplifier.

#### DIFFERENTIAL WITH TRANSFORMER

Using an RF transformer provides a convenient way of converting the differential output signal into a single-ended signal while achieving excellent dynamic performance (see Figure 3). The appropriate transformer should be carefully selected based on the output frequency spectrum and impedance requirements. The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio), the transformer can be used to provide optimum impedance matching while controlling the compliance voltage for the converter outputs. The model shown, ADTT1-1 (by Mini-Circuits), has a 1:1 ratio and may be used to interface the DAC2900 to a  $50\Omega$  load. This results in a  $25\Omega$  load for each of the outputs,  $I_{OUT}$  and  $I_{\overline{OUT}}$ . The output signals are AC coupled and inherently isolated because of its magnetic coupling.



As shown in Figure 3, the transformer center tap is connected to ground. This forces the voltage swing on  $I_{OUT}$  and  $I_{\overline{OUT}}$  to be centered at 0V. In this case the two resistors,  $R_L$ , may be replaced with one,  $R_{DIFF}$ , or omitted altogether. This approach should only be used if all components are close to each other, and if the VSWR is not important. A complete power transfer from the DAC output to the load can be realized, but the output compliance range should be observed. Alternatively, if the center tap is not connected, the signal swing will be centered at  $R_L \times I_{OUTFS}/2$ . However, in this case, the two resistors,  $R_L$ , must be used to enable the necessary DC-current flow for both outputs.




FIGURE 3. Differential Output Configuration Using an RF Transformer.

#### DIFFERENTIAL CONFIGURATION USING AN OP AMP

If the application requires a DC-coupled output, a difference amplifier may be considered, as shown in Figure 4. Four external resistors are needed to configure the voltage-feedback op amp OPA680 as a difference amplifier performing the differential to single-ended conversion. Under the shown configuration, the DAC2900 generates a differential output signal of  $0.5V_{pp}$  at the load resistors,  $R_L$ . The resistor values shown were selected to result in a symmetric  $25\Omega$  loading for each of the current outputs since the input impedance of the difference amplifier is in parallel to resistors  $R_L$ , and should be considered.




FIGURE 4. Difference Amplifier Provides Differential to Single-Ended Conversion and DC-Coupling.

The OPA680 is configured for a gain of two. Therefore, operating the DAC2900 with a 20mA full-scale output will produce a voltage output of  $\pm 1V$ . This requires the amplifier to operate from a dual power supply (5V). The tolerance of the resistors typically sets the limit for the achievable common-mode rejection. An improvement can be obtained by fine tuning resistor  $R_4$ .

This configuration typically delivers a lower level of AC performance than the previously discussed transformer solution because the amplifier introduces another source of distortion. Suitable amplifiers should be selected based on their slew-rate, harmonic distortion, and output swing capabilities. High-speed amplifiers like the OPA680 or OPA687 may be considered. The AC performance of this circuit may be improved by adding a small capacitor, CDIFF, between the outputs  $I_{OUT}$  and  $I_{\overline{OUT}}$  (as shown in Figure 4). This will introduce a real pole to create a low-pass filter in order to slew-limit the DAC fast output signal steps, which otherwise could drive the amplifier into slew-limitations or into an overload condition; both would cause excessive distortion. The difference amplifier can easily be modified to add a level shift for applications requiring the single-ended output voltage to be unipolar (that is, swing between 0V and +2V).

#### **DUAL TRANSIMPEDANCE OUTPUT CONFIGURATION**

The circuit example of Figure 5 shows the signal output currents connected into the summing junctions of the dual voltage-feedback op amp OPA2680 that is set up as a transimpedance stage, or *I-to-V converter*. With this circuit, the DAC output will be kept at a virtual ground, minimizing the effects of output impedance variations, which results in the best DC linearity (INL). As mentioned previously, care should be taken not to drive the amplifier into slew-rate limitations, and produce unwanted distortion.




FIGURE 5. Dual, Voltage-Feedback Amplifier OPA2680 Forms Differential Transimpedance Amplifier.



The DC gain for this circuit is equal to feedback resistor  $R_{\rm F}$ . At high frequencies, the DAC output impedance ( $C_{\rm D1}$ ,  $C_{\rm D2}$ ) will produce a zero in the noise gain for the OPA2680 that may cause peaking in the closed-loop frequency response.  $C_{\rm F}$  is added across  $R_{\rm F}$  to compensate for this noise gain peaking. To achieve a flat transimpedance frequency response, the pole in each feedback network should be set to:

$$\frac{1}{2\pi R_{\rm F}C_{\rm F}} = \frac{\sqrt{\rm GBP}}{4\pi R_{\rm F}C_{\rm D}} \tag{8}$$

with GBP = Gain Bandwidth Product of OPA

which will give a corner frequency f<sub>-3dB</sub> of approximately:

$$f_{-3dB} = \frac{\sqrt{GBP}}{2\pi R_F C_D} \tag{9}$$

The full-scale output voltage is simply defined by the product of  $I_{OUTFS} \times R_F$ , and has a negative unipolar excursion. To improve on the ac performance of this circuit, adjustment of  $R_F$  and/or  $I_{OUTFS}$  should be considered. Further extensions of this application example may include adding a differential filter at the OPA2680 output followed by a transformer, in order to convert to a single-ended signal.

#### SINGLE-ENDED CONFIGURATION

Using a single load resistor connected to the one of the DAC outputs, a simple current-to-voltage conversion can be accomplished. The circuit in Figure 6 shows a  $50\Omega$  resistor connected to  $I_{OUT}$ , providing the termination of the further connected  $50\Omega$  cable. Therefore, with a nominal output current of 20mA, the DAC produces a total signal swing of 0V to 0.5V into the  $25\Omega$  load.




FIGURE 6. Driving a Doubly Terminated  $50\Omega$  Cable Directly.

Different load resistor values may be selected as long as the output compliance range is not exceeded. Additionally, the output current,  $I_{\text{OUTFS}}$ , and the load resistor, may be mutually adjusted to provide the desired output signal swing and performance.

#### INTERNAL REFERENCE OPERATION

The DAC2900 has an on-chip reference circuit, which consists of a 1.24V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current ( $I_{OUTFS}$ ) of the DAC2900 is determined by the reference voltage,  $V_{REF}$ , and the value of resistor  $R_{SET}$ .  $I_{OUTFS}$  can be calculated by:

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times V_{REF} / R_{SET}$$
 (10)

As shown in Figure 7, the external resistor  $R_{SET}$  connects to the FSA pin (Full-Scale Adjust). The reference control amplifier operates as a V-to-I converter producing a reference current,  $I_{REF}$ , which is determined by the ratio of  $V_{REF}$  and  $R_{SET}$  (see Equation 10). The full-scale output current,  $I_{OUTES}$ , results from multiplying  $I_{REF}$  by a fixed factor of 32.




FIGURE 7. Internal Reference Configuration.

Using the internal reference, a  $2k\Omega$  resistor value results in a full-scale output of approximately 20mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20mA down to 2mA. Operating the DAC2900 at lower than 20mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition.

It is recommended to bypass the  $REF_{IN}$  pin with a ceramic chip capacitor of  $0.1\mu F$  or more. The control amplifier is internally compensated, and its small signal bandwidth is approximately 0.3MHz.



#### **GAIN SETTING OPTIONS**

The full-scale output current on the DAC2900 can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be LOW (that is, connected to AGND). In this mode, two external resistors are required—one R<sub>SET</sub> connected to the FSA1 pin (pin 44) and the other to the FSA2 pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path.

Alternatively, bringing the GSET pin HIGH (that is, connected to  $+V_A$ ), the DAC2900 will switch into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external  $R_{SET}$  resistor connected to the FSA1 pin, while any present resistor at the FSA2 pin must be removed. The formula for deriving the correct  $R_{SET}$  remains unchanged (for example,  $R_{SET} = 2k\Omega$  will result in a 20mA output for both DACs).

#### **EXTERNAL REFERENCE OPERATION**

The internal reference can be disabled by simply applying an external reference voltage into the  $REF_{IN}$  pin, which in this case functions as an input, as shown in Figure 8. The use of an external reference may be considered for applications that require higher accuracy and drift performance, or to add the ability of dynamic gain control.

While a  $0.1\mu F$  capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, REF<sub>IN</sub>, has a high input impedance  $(1M\Omega)$  and can easily be driven by various sources. Note that the voltage range of the external reference should stay within the compliance range of the reference input (0.1V to 1.25V).

#### **POWER-DOWN MODE**

The DAC2900 features a power-down function which can be used to reduce the total supply current to less than 6mA over the specified supply range of 3.0V to 5.5V. Applying a logic HIGH to the PD pin will initiate the power-down mode, while a logic LOW enables normal operation. When left unconnected, an internal active pull-down circuit will enable the normal operation of the converter.




FIGURE 8. External Reference Configuration.

# GROUNDING, DECOUPLING AND LAYOUT INFORMATION

Proper grounding and bypassing, short lead length, and the use of ground planes are particularly important for high-frequency designs. Multilayer PCBs are recommended for best performance since they offer distinct advantages such as minimization of ground impedance, separation of signal layers by ground layers, etc.

The DAC2900 uses separate pins for its analog and digital supply and ground connections. The placement of the decoupling capacitor should be such that the analog supply (+V<sub>A</sub>) is bypassed to the analog ground (AGND), and the digital supply bypassed to the digital ground (DGND). In most cases 0.1  $\mu$ F ceramic chip capacitors at each supply pin are adequate to provide a low impedance decoupling path. Keep in mind that their effectiveness largely depends on the proximity to the individual supply and ground pins. Therefore they should be located as close as physically possible to those device leads. Whenever possible, the capacitors should be located immediately under each pair of supply/ground pins on the reverse side of the pc board. This layout approach will minimize the parasitic inductance of component leads and PCB runs.

Further supply decoupling with surface-mount tantalum capacitors (1 $\mu$ F to 4.7 $\mu$ F) may be added as needed in proximity of the converter.

Low noise is required for all supply and ground connections to the DAC2900. It is recommended to use a multilayer PCB utilizing separate power and ground planes. Mixed signal designs require particular attention to the routing of the different supply currents and signal traces. Generally, analog supply and ground planes should only extend into analog signal areas, such as the DAC output signal and the reference signal. Digital supply and ground planes must be confined to areas covering digital circuitry, including the digital input lines connecting to the converter, as well as the clock signal. The analog and digital ground planes should be joined together at one point underneath the DAC. This can be realized with a short track of approximately 1/8 inch (3mm).

The power to the DAC2900 should be provided through the use of wide pcb runs or planes. Wide runs will present a lower trace impedance, further optimizing the supply decoupling. The analog and digital supplies for the converter should only be connected together at the supply connector of the pc board. In the case of only one supply voltage being available to power the DAC, ferrite beads along with bypass capacitors may be used to create an LC filter. This will generate a low-noise analog supply voltage, which can then be connected to the  $+V_A$  supply pin of the DAC2900.

While designing the layout, it is important to keep the analog signal traces separated from any digital line, in order to prevent noise coupling onto the analog signal path.



# **Revision History**

DATE	REVISION	PAGE	SECTION	DESCRIPTION
		1	_	Updated front page to standard format.
9/08	С	2	Pkg/Ordering Info Table	Updated Package/Ordering Information table.
		3	Electrical Characteristics	Changed values for Supply Current and Power Dissipation.

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC2900Y/1K	ACTIVE	TQFP	PFB	48	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC2900Y	Samples
DAC2900Y/250	ACTIVE	TQFP	PFB	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC2900Y	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC2900Y/1K	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
DAC2900Y/250	TQFP	PFB	48	250	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC2900Y/1K	TQFP	PFB	48	1000	367.0	367.0	38.0
DAC2900Y/250	TQFP	PFB	48	250	367.0	367.0	38.0

## PFB (S-PQFP-G48)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

# PFB (S-PQFP-G48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated