8 Mbit (x8) Multi-Purpose Flash
SST39LF080 / SST39VF080

EOL Data Sheet

FEATURES:

- **Organized as 1M x8**
- **Single Voltage Read and Write Operations**
  - 3.0-3.6V for SST39LF080
  - 2.7-3.6V for SST39VF080
- **Superior Reliability**
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- **Low Power Consumption (typical values at 14 MHz)**
  - Active Current: 12 mA (typical)
  - Standby Current: 4 µA (typical)
  - Auto Low Power Mode: 4 µA (typical)
- **Sector-Erase Capability**
  - Uniform 4 KByte sectors
- **Block-Erase Capability**
  - Uniform 64 KByte blocks
- **Fast Read Access Time:**
  - 55 ns for SST39LF080
  - 70 and 90 ns for SST39VF080
- **Latched Address and Data**
- **Fast Erase and Byte-Program:**
  - Sector-Erase Time: 18 ms (typical)
  - Block-Erase Time: 18 ms (typical)
  - Chip-Erase Time: 70 ms (typical)
  - Byte-Program Time: 14 µs (typical)
  - Chip Rewrite Time: 15 seconds (typical) for SST39LF/VF080
- **Automatic Write Timing**
  - Internal V_{PP} Generation
- **End-of-Write Detection**
  - Toggle Bit
  - Data# Polling
- **CMOS I/O Compatibility**
- **JEDEC Standard**
  - Flash EEPROM Pinouts and command sets
- **Packages Available**
  - 40-lead TSOP (10mm x 20mm)
  - 48-ball TFBGA (6mm x 8mm)

PRODUCT DESCRIPTION

The SST39LF/VF080 devices are 1M x8 CMOS Multi-Purpose Flash (MPF) manufactured with SST's proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39LF080 write (Program or Erase) with a 3.0-3.6V power supply. The SST39VF080 write (Program or Erase) with a 2.7-3.6V power supply. They conform to JEDEC standard pinouts for x8 memories.

Featuring high performance Byte-Program, the SST39LF/VF080 devices provide a typical Byte-Program time of 14 µsec. The devices use Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with a guaranteed typical endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

The SST39LF/VF080 devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they significantly improve performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. They also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high density, surface mount requirements, the SST39LF/VF080 are offered in 40-lead TSOP and 48-ball TFBGA packages. See Figures 1 and 2 for pin assignments.

Device Operation

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

The SST39LF/VF080 also have the **Auto Low Power** mode which puts the device in a near standby mode after data has been accessed with a valid Read operation. This reduces the I_{DD} active read current from typically 15 mA to typically 4 µA. The Auto Low Power mode reduces the typical I_{DD} active read current to the range of 1 mA/MHz of Read cycle time. The device exits the Auto Low Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty. Note that the device does not enter Auto Low Power mode after power-up with CE# held steadily low until the first address transition or CE# is driven high.

Read

The Read operation of the SST39LF/VF080 is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 3).

Byte-Program Operation

The SST39LF/VF080 are programmed on a byte-by-byte basis. Before programming, the sector where the byte exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 20 µs. See Figures 4 and 5 for WE# and CE# controlled Program operation timing diagrams and Figure 16 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored.

Sector/Block-Erase Operation

The Sector- (or Block-) Erase operation allows the system to erase the device on a sector-by-sector (or block-by-block) basis. The SST39LF/VF080 offer both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 4 KByte. The Block-Erase mode is based on uniform block size of 64 KByte. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 9 and 10 for timing waveforms. Any commands issued during the Sector- or Block-Erase operation are ignored.

Chip-Erase Operation

The SST39LF/VF080 provide a Chip-Erase operation, which allows the user to erase the entire memory array to the “1” state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 5555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 8 for timing diagram, and Figure 19 for the flowchart. Any commands issued during the Chip-Erase operation are ignored.

Write Operation Status Detection

The SST39LF/VF080 provide two software means to detect the completion of a write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling (DQ_7) and Toggle Bit (DQ_6). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ_7 or DQ_6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Data# Polling (DQ_7)

When the SST39LF/VF080 are in the internal Program operation, any attempt to read DQ_7 will produce the complement of the true data. Once the Program operation is completed, DQ_7 will produce true data. Note that even though DQ_7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 µs. During internal Erase operation, any attempt to read DQ_7 will produce a '0'. Once the internal Erase operation is completed, DQ_7 will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 6 for Data# Polling timing diagram and Figure 17 for a flowchart.

Toggle Bit (DQ_6)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating 1s and 0s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the DQ_6 bit will stop toggling. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block-, or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 7 for Toggle Bit timing diagram and Figure 17 for a flowchart.

Data Protection

The SST39LF/VF080 provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle.

V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 1.5V.

Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

The SST39LF/VF080 provide the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. The SST39LF/VF080 devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode within T_{RC}.

Common Flash Memory Interface (CFI)

The SST39LF/VF080 also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must load the three-byte sequence, similar to the Software ID Entry command. The last byte cycle of this command loads 98H (CFI Query command) to address 5555H. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 5 through 7. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

Product Identification

The Product Identification mode identifies the device as SST39LF080 or SST39VF080 and manufacturer as SST. This mode may be accessed by software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 4 for software operation, Figure 11 for the Software ID Entry and Read timing diagram and Figure 18 for the Software ID Entry command sequence flowchart.

TABLE 1: PRODUCT IDENTIFICATION

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST39LF/VF080	0001H	D8H

T1.3 1146

Product Identification Mode Exit/ CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read operation. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/ CFI Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 13 for timing waveform and Figure 18 for a flowchart.

FUNCTIONAL BLOCK DIAGRAM



1146 B1.2



FIGURE 1: Pin Assignments for 40-lead TSOP



FIGURE 2: Pin Assignments for 48-ball TFBGA

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
A_{MS}[1]-A_0	Address Inputs	To provide memory addresses. During Sector-Erase A_{MS}-A_{12} address lines will select the sector. During Block-Erase A_{MS}-A_{16} address lines will select the block.
DQ_7-DQ_0	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V_{DD}	Power Supply	To provide power supply voltage: 3.0-3.6V for SST39LF080 2.7-3.6V for SST39VF080
V_{SS}	Ground	
NC	No Connection	Unconnected pins.

T2.4 1146

1. A_{MS} = Most significant address
   A_{MS} = A_{19} for SST39LF/VF080

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V_{IL}	V_{IL}	V_{IH}	D_{OUT}	A_{IN}
Program	V_{IL}	V_{IH}	V_{IL}	D_{IN}	A_{IN}
Erase	V_{IL}	V_{IH}	V_{IL}	X[1]	Sector or Block address, XXH for Chip-Erase
Standby	V_{IH}	X	X	High Z	X
Write Inhibit	X	V_{IL}	X	High Z/ D_{OUT}	X
	X	X	V_{IH}	High Z/ D_{OUT}	X
Product Identification					
Software Mode	V_{IL}	V_{IL}	V_{IH}		See Table 4

T3.4 1146

1. X can be V_{IL} or V_{IH}, but no other value.

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr[1]	Data	Addr[1]	Data	Addr[1]	Data	Addr[1]	Data	Addr[1]	Data	Addr[1]	Data
Byte-Program	5555H	AAH	2AAAH	55H	5555H	A0H	WA[2]	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA_X[3]	30H
Block-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	BA_X[3]	50H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry[4,5]	5555H	AAH	2AAAH	55H	5555H	90H						
CFI Query Entry[4]	5555H	AAH	2AAAH	55H	5555H	98H						
Software ID Exit[6]/ CFI Exit	XXH	F0H										
Software ID Exit[6]/ CFI Exit	5555H	AAH	2AAAH	55H	5555H	F0H						

T4.4 1146

1. Address format A_{14}-A_0 (Hex),
   Addresses A_{19}-A_{15} can be V_{IL} or V_{IH}, but no other value, for the Command sequence for SST39LF/VF080.
2. WA = Program Byte address
3. SA_X for Sector-Erase; uses A_{MS}-A_{12} address lines
   BA_X for Block-Erase; uses A_{MS}-A_{16} address lines
   A_{MS} = Most significant address
   A_{MS} = A_{19} for SST39LF/VF080
4. The device does not remain in Software Product ID mode if powered down.
5. With A_{MS}-A_1 = 0; SST Manufacturer's ID = BFH, is read with A_0 = 0
   SST39LF/VF080 Device ID = D8H, is read with A_0 = 1
6. Both Software ID Exit operations are equivalent

TABLE 5: CFI QUERY IDENTIFICATION STRING[1] FOR SST39LF/VF080

Address	Data	Data
10H	51H	Query Unique ASCII string "QRY"
11H	52H	
12H	59H	
13H	01H	Primary OEM command set
14H	07H	
15H	00H	Address for Primary Extended Table
16H	00H	
17H	00H	Alternate OEM command set (00H = none exists)
18H	00H	
19H	00H	Address for Alternate OEM extended Table (00H = none exits)
1AH	00H	

T5.4 1146

1. Refer to CFI publication 100 for more details.

TABLE 6: SYSTEM INTERFACE INFORMATION FOR SST39LF/VF080

Address	Data	Data
1BH	27H[1]	V_{DD} Min (Program/Erase)
	30H[1]	DQ_7-DQ_4: Volts, DQ_3-DQ_0: 100 millivolts
1CH	36H	V_{DD} Max (Program/Erase) DQ_7-DQ_4: Volts, DQ_3-DQ_0: 100 millivolts
1DH	00H	V_{PP} min (00H = no V_{PP} pin)
1EH	00H	V_{PP} max (00H = no V_{PP} pin)
1FH	04H	Typical time out for Byte-Program 2^N µs (2^4 = 16 µs)
20H	00H	Typical time out for min size buffer program 2^N µs (00H = not supported)
21H	04H	Typical time out for individual Sector/Block-Erase 2^N ms (2^4 = 16 ms)
22H	06H	Typical time out for Chip-Erase 2^N ms (2^6 = 64 ms)
23H	01H	Maximum time out for Byte-Program 2^N times typical (2^1 x 2^4 = 32 µs)
24H	00H	Maximum time out for buffer program 2^N times typical
25H	01H	Maximum time out for individual Sector/Block-Erase 2^N times typical (2^1 x 2^4 = 32 ms)
26H	01H	Maximum time out for Chip-Erase 2^N times typical (2^1 x 2^6 = 128 ms)

T6.2 1146

1. 0030H for SST39LF080 and 0027H for SST39VF080

TABLE 7: DEVICE GEOMETRY INFORMATION FOR SST39LF/VF080

Address	Data	Data
27H	14H	Device size = 2^N Bytes (14H = 20; 2^{20} = 1 MByte)
28H	00H	Flash Device Interface description; 0000H = x8-only asynchronous interface
29H	00H	
2AH	00H	Maximum number of bytes in multi-byte write = 2^N (00H = not supported)
2BH	00H	
2CH	02H	Number of Erase Sector/Block sizes supported by device
2DH	FFH	Sector Information (y + 1 = Number of sectors; z x 256B = sector size)
2EH	00H	y = 255 + 1 = 256 sectors (00FFH = 255)
2FH	10H	
30H	00H	z = 16 x 256 Bytes = 4 KByte/sector (0010H = 16)
31H	0FH	Block Information (y + 1 = Number of blocks; z x 256B = block size)
32H	00H	y = 15 + 1 = 16 blocks (000FH = 15)
33H	00H	
34H	01H	z = 256 x 256 Bytes = 64 KByte/block (0100H = 256)

T7.0 1146

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias . . . . . -55°C to +125°C
Storage Temperature . . . . . -65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential . . . . . -0.5V to V_{DD}+0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential . . . . . -2.0V to V_{DD}+2.0V
Voltage on A_9 Pin to Ground Potential . . . . . -0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C) 1.0W
Surface Mount Lead Soldering Temperature (3 Seconds) . . . . . 240°C
Output Short Circuit Current[1] . . . . . 50 mA

1. Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE FOR SST39LF080

Range	Ambient Temp	V_{DD}
Commercial	0°C to +70°C	3.0-3.6V

OPERATING RANGE FOR SST39VF080

Range	Ambient Temp	V_{DD}
Commercial	0°C to +70°C	2.7-3.6V
Industrial	-40°C to +85°C	2.7-3.6V

AC CONDITIONS OF TEST

Input Rise/Fall Time	5 ns
Output Load	C_L = 30 pF for SST39LF080
Output Load	C_L = 100 pF for SST39VF080
See Figures 14 and 15	

TABLE 8: DC OPERATING CHARACTERISTICS
V_{DD} = 3.0-3.6V FOR SST39LF080 AND 2.7-3.6V FOR SST39VF080[1]

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I_{DD}	Power Supply Current				Address input=V_{ILT}/V_{IHT}, at f=1/T_{RC} Min V_{DD}=V_{DD} Max
	Read[2]		20	mA	CE#=V_{IL}, OE#=WE#=V_{IH}, all I/Os open
	Program and Erase		30	mA	CE#=WE#=V_{IL}, OE#=V_{IH}
I_{SB}	Standby V_{DD} Current		20	µA	CE#=V_{IHC}, V_{DD}=V_{DD} Max
I_{ALP}	Auto Low Power		20	µA	CE#=V_{ILC}, V_{DD}=V_{DD} Max All inputs=V_{SS} or V_{DD}, WE#=V_{IHC}
I_{LI}	Input Leakage Current		1	µA	V_{IN}=GND to V_{DD}, V_{DD}=V_{DD} Max
I_{LO}	Output Leakage Current		10	µA	V_{OUT}=GND to V_{DD}, V_{DD}=V_{DD} Max
V_{IL}	Input Low Voltage		0.8	V	V_{DD}=V_{DD} Min
V_{ILC}	Input Low Voltage (CMOS)		0.3	V	V_{DD}=V_{DD} Max
V_{IH}	Input High Voltage	0.7V_{DD}		V	V_{DD}=V_{DD} Max
V_{IHC}	Input High Voltage (CMOS)	V_{DD}-0.3		V	V_{DD}=V_{DD} Max
V_{OL}	Output Low Voltage		0.2	V	I_{OL}=100 µA, V_{DD}=V_{DD} Min
V_{OH}	Output High Voltage	V_{DD}-0.2		V	I_{OH}=-100 µA, V_{DD}=V_{DD} Min

T8.7 1146

1. Typical conditions for the Active Current shown on the front data sheet page are average values at 25°C (room temperature), and V_{DD} = 3V for VF devices. Not 100% tested.
2. Values are for 70 ns conditions. See the *Multi-Purpose Flash Power Rating* application note for further information.

TABLE 9: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
$T_{PU-READ}$[1]	Power-up to Read Operation	100	µs
$T_{PU-WRITE}$[1]	Power-up to Program/Erase Operation	100	µs

T9.1 1146

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 10: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
$C_{I/O}$[1]	I/O Pin Capacitance	$V_{I/O}$ = 0V	12 pF
C_{IN}[1]	Input Capacitance	V_{IN} = 0V	6 pF

T10.0 1146

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 11: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N_{END}[1,2]	Endurance	10,000	Cycles	JEDEC Standard A117
T_{DR}[1]	Data Retention	100	Years	JEDEC Standard A103
I_{LTH}[1]	Latch Up	100 + I_{DD}	mA	JEDEC Standard 78

T11.2 1146

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
2. N_{END} endurance rating is qualified as a 10,000 cycle minimum for the whole device. A sector- or block-level rating would result in a higher minimum specification.

AC CHARACTERISTICS

TABLE 12: READ CYCLE TIMING PARAMETERS
V_{DD} = 3.0-3.6V FOR SST39LF080 AND 2.7-3.6V FOR SST39VF080

Symbol	Parameter	SST39LF080-55		SST39VF080-70		SST39VF080-90		Units
		Min	Max	Min	Max	Min	Max	
T_{RC}	Read Cycle Time	55		70		90		ns
T_{CE}	Chip Enable Access Time		55		70		90	ns
T_{AA}	Address Access Time		55		70		90	ns
T_{OE}	Output Enable Access Time		30		35		45	ns
T_{CLZ}[1]	CE# Low to Active Output	0		0		0		ns
T_{OLZ}[1]	OE# Low to Active Output	0		0		0		ns
T_{CHZ}[1]	CE# High to High-Z Output		15		20		30	ns
T_{OHZ}[1]	OE# High to High-Z Output		15		20		30	ns
T_{OH}[1]	Output Hold from Address Change	0		0		0		ns

T12.4 1146

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 13: PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T_{BP}	Byte-Program Time		20	µs
T_{AS}	Address Setup Time	0		ns
T_{AH}	Address Hold Time	30		ns
T_{CS}	WE# and CE# Setup Time	0		ns
T_{CH}	WE# and CE# Hold Time	0		ns
T_{OES}	OE# High Setup Time	0		ns
T_{OEH}	OE# High Hold Time	10		ns
T_{CP}	CE# Pulse Width	40		ns
T_{WP}	WE# Pulse Width	40		ns
T_{WPH}[1]	WE# Pulse Width High	30		ns
T_{CPH}[1]	CE# Pulse Width High	30		ns
T_{DS}	Data Setup Time	30		ns
T_{DH}[1]	Data Hold Time	0		ns
T_{IDA}[1]	Software ID Access and Exit Time		150	ns
T_{SE}	Sector-Erase		25	ms
T_{BE}	Block-Erase		25	ms
T_{SCE}	Chip-Erase		100	ms

T13.0 1146

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



FIGURE 3: Read Cycle Timing Diagram



FIGURE 4: WE# Controlled Program Cycle Timing Diagram



FIGURE 5: CE# Controlled Program Cycle Timing Diagram



FIGURE 6: Data# Polling Timing Diagram



FIGURE 7: Toggle Bit Timing Diagram



FIGURE 8: WE# Controlled Chip-Erase Timing Diagram



FIGURE 9: WE# Controlled Block-Erase Timing Diagram



FIGURE 10: WE# Controlled Sector-Erase Timing Diagram



Note: Device ID = D8H for SST39LF/VF080

FIGURE 11: Software ID Entry and Read



FIGURE 12: CFI Query Entry and Read



FIGURE 13: Software ID Exit/CFI Exit



AC test inputs are driven at V_{IHT} (0.9 V_{DD}) for a logic "1" and V_{ILT} (0.1 V_{DD}) for a logic "0". Measurement reference points for inputs and outputs are V_{IT} (0.5 V_{DD}) and V_{OT} (0.5 V_{DD}). Input rise and fall times (10% ↔ 90%) are <5 ns.

Note: V_{IT} - V_{INPUT} Test
V_{OT} - V_{OUTPUT} Test
V_{IHT} - V_{INPUT} HIGH Test
V_{ILT} - V_{INPUT} LOW Test

FIGURE 14: AC Input/Output Reference Waveforms



FIGURE 15: A Test Load Example



FIGURE 16: Byte-Program Algorithm



FIGURE 17: Wait Options



FIGURE 18: Software ID/CFI Command Flowcharts



FIGURE 19: Erase Command Sequence

PRODUCT ORDERING INFORMATION



Valid combinations for SST39LF080

SST39LF080-55-4C-EI	SST39LF080-55-4C-B3K
SST39LF080-55-4C-EIE	SST39LF080-55-4C-B3KE

Valid combinations for SST39VF080

SST39VF080-70-4C-EI	SST39VF080-70-4C-B3K
SST39VF080-70-4C-EIE	SST39VF080-70-4C-B3KE
SST39VF080-90-4C-EI	SST39VF080-90-4C-B3K
SST39VF080-90-4C-EIE	SST39VF080-90-4C-B3KE
SST39VF080-70-4I-EI	SST39VF080-70-4I-B3K
SST39VF080-70-4I-EIE	SST39VF080-70-4I-B3KE
SST39VF080-90-4I-EI	SST39VF080-90-4I-B3K
SST39VF080-90-4I-EIE	SST39VF080-90-4I-B3KE

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.

PACKAGING DIAGRAMS



Note: 1. Complies with JEDEC publication 95 MO-142 CD dimensions, although some dimensions may be more stringent.
2. All linear dimensions are in millimeters (max/min).
3. Coplanarity: 0.1 mm
4. Maximum allowable mold flash is 0.15 mm at the package ends, and 0.25 mm between leads.

FIGURE 20: 40-lead Thin Small Outline Package (TSOP) 10mm x 20mm
SST Package Code: EI



Note: 1. Complies with JEDEC Publication 95, MO-210, variant 'AB-1', although some dimensions may be more stringent.
2. All linear dimensions are in millimeters.
3. Coplanarity: 0.12 mm
4. Ball opening size is 0.38 mm (± 0.05 mm)

48-tfbga-B3K-6x8-450mic-4

FIGURE 21: 48-ball Thin-profile, Fine-pitch Ball Grid Array (TFBGA) 6mm x 8mm
SST Package Code: B3K

TABLE 14: REVISION HISTORY

Number	Description	Date
03	• 2002 Data Book	May 2002
04	• B3K package no longer offered for SST39LF/VF016 • Part number changes - see page 23 for additional information • Changes to Table 8 on page 10 – Added footnote for MPF power usage and Typical conditions – Changed the I_{ALP} test onditions – Clarified the test conditions for Power Supply Current and Read parameters – Corrected the I_{DD} Read Current from 15 mA to 20 mA – Corrected the I_{DD} Program and Erase Current from 20 mA to 30 mA	Mar 2003
05	• Removed 16 Mbit parts (SST39LF/VF016); refer to SST39VF1681/1682 (S71243)	Aug 2003
06	• 2004 Data Book • Updated B3K package diagram	Nov 2003
07	• End of Life Data Sheet for all devices in S71146	June 2007