


# Microprocessor With Clock and Optional RAM

The MC6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present MC6800 plus an internal clock oscillator and driver on the same chip. In addition, the MC6802 has 128 bytes of on-board RAM located at hex addresses \$0000 to \$007F. The first 32 bytes of RAM, at hex addresses \$0000 to \$001F, may be retained in a low power mode by utilizing VCC standby; thus, facilitating memory retention during a power-down situation.

The MC6802 is completely software compatible with the MC6800 as well as the entire M6800 family of parts. Hence, the MC6802 is expandable to 64K words.

- On-Chip Clock Circuit
- 128×8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the MC6800
- Expandable to 64K Words
- Standard TTL-Compatible Inputs and Outputs
- 8-Bit Word Size
- 16-Bit Memory Addressing
- Interrupt Capability

#### TYPICAL MICROCOMPUTER



This block diagram shows a typical cost effective microcomputer. The MPU is the center of the microcomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the M6800 Microcomputer family

This document contains information on a new product. Specifications and information herein are subject to change without notice.

# MOTOROLA MICROPROCESSOR DATA

3-256

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3  to  +7.0	٧
Input Voltage	V <sub>in</sub>	-0.3  to  +7.0	
Operating Temperature Range MC6802, MC680A02, MC680B02 MC6802C, MC680A02C	TA	0 to +70 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

This input contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

#### THERMAL CHARACTERISTICS

Symbol	Value	Unit
	100	°C/W
	lodmy ALθ	,

#### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:  $T_J = T_A + (P_{D^{\bullet}\theta_{JA}})$ 

(1)

where:

= Ambient Temperature, °C  $\mathsf{T}_\mathsf{A}$ 

= Package Thermal Resistance, Junction-to-Ambient, °C/W  $\theta J A$ 

 $P_{\mathsf{D}}$ 

= P<sub>INT</sub> + P<sub>PORT</sub> = I<sub>CC</sub> × V<sub>CC</sub>, Watts — Chip Internal Power = Port Power Dissipation, Watts — User Determined

For most applications PpORT<PINT and can be neglected. PpORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PpORT is neglected) is:  $P_D = K \div (T_J + 273^{\circ}C)$ 

(2)

Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta J A^{\bullet} P_D^2$  (3) where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of TA.

MOTOROLA MICROPROCESSOR DATA

3-257

# DC ELECTRICAL CHARACTERISTICS ( $V_{DD} = +5.0 \text{ Vdc} \pm 0.5\%$ , $V_{SS} = 0$ , $T_A = 0$ to 70°C, unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, EXTAL RESET	VIH	V <sub>SS</sub> + 2.0 V <sub>SS</sub> + 4.0	_	VCC VCC	>
Input Low Voltage	Logic, EXTAL, RESET	VIL	V <sub>SS</sub> - 0.3		V <sub>SS</sub> +0.8	>
Input Leakage Current (Vin = 0 to 5.25 V, VDD = n	nax) Logic	lin	_	1.0	2.5	μА
Output High Voltage (I <sub>Load</sub> = -205 μA, V <sub>CC</sub> = min) (I <sub>Load</sub> = -145 μA, V <sub>CC</sub> = min) (I <sub>Load</sub> = -100 μA, V <sub>CC</sub> = min)	D0-D7 A0-A15, R/W, VMA, E BA	∨он	V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 2.4	=	-  -  -	٧
Output Low Voltage (ILoad = 1.6 mA, VCC = min)		VOI	_	-	VSS+0.4	٧
Internal Power Dissipation (Measured at TA = 0°C	3)	PINT	_	0.750	1.0	· w
V <sub>DD</sub> Standby	Power Down Power Up	V <sub>SBB</sub> V <sub>SB</sub>	4.0 4.75	_	5.25 5.25	٧
Standby Current		ISBB	_	_	8.0	mA
Capacitance # (Vin = 0, TA = 25°C, f = 1.0 MHz)	D0-D7 Logic Inputs, EXTAL A0-A15, R/W, VMA	C <sub>in</sub> C <sub>out</sub>		10 6.5 —	12.5 10 12	pF

<sup>\*</sup>In power-down mode, maximum power dissipation is less than 42 mW. #Capacitances are periodically sampled rather than 100% tested.

# **CONTROL TIMING** ( $V_{CC} = 5.0 \text{ V } \pm 5\%$ , $V_{SS} = 0$ , $T_A = T_L$ to $T_H$ ), unless otherwise noted)

		MC	6802	MC6	8A02	MC6	Unit	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Frequency of Operation	fo	0.1	1.0	0.1	1.5	0.1	2.0	MHz
Crystal Frequency	fXTAL	1.0	4.0	1.0	6.0	1.0	8.0	MHz
External Oscillator Frequency	4xf <sub>o</sub>	0.4	4.0	0.4	6.0	0.4	8.0	MHz
Crystal Oscillator Start Up Time	t <sub>rc</sub>	100		100	l –	100		ms
Processor Controls (HALT, MR, RE, RESET, IRQ NMI) Processor Control Setup Time Processor Control Rise and Fall Time	tPCS tPCr/	200	_	140	_	110	-	ns
(Does Not Apply to RESET)	tPCf	_	100	-	100	-	100	

#### **MOTOROLA MICROPROCESSOR DATA**

3-258


DataSheet4U.com

#### **BUS TIMING CHARACTERISTICS**

ldent.			MC	6802	MC6	BA02	MC6	8 <del>B</del> 02	Unit
Number	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Cycle Time	t <sub>cyc</sub>	1.0	10	0.667	10	0.5	10	μS
2	Pulse Width, E Low	PWEL	450	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	9500	280	9700	220	9700	ns
4	Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	_	25	<u> </u>	25		25	ns
9	Address Hold Time*	tAH	20	_	20		20	_	ns
12	Non-Muxed Address Valid Time to E (see Note 4)	tAV1 tAV2	160 . —	 270	100		50 —	<del>-</del>	ns
17	Read Data Setup Time	tDSR	100		70		60		ns
18	Read Data Hold Time	tDHR	10	l –	10	<u> </u>	10		ns
19	Write Data Delay Time	tDDW		225		170		160	ns
21	Write Data Hold Time*	tDHW	30		20		20		ns
29	Usable Access Time (see Note 4)	tACC	535	<u> </u>	335		235	_	ns

<sup>\*</sup>Address and data hold times are periodically tested rather than 100% tested.

FIGURE 2 - BUS TIMING



#### NOTES:


- Voltage levels shown are V<sub>L</sub>≤0.4 V, V<sub>H</sub>≥2.4 V, unless otherwise specified.
   Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.
   Usable access time is computed by: 12+3+4-17.
   If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02, MC68B02). On-board RAM can be used for data storage with all parts.
- with all parts.

  5. All electrical and control characteristics are referenced from:  $T_L = 0$ °C minimum and  $T_H = 70$ °C maximum.

#### **MOTOROLA MICROPROCESSOR DATA**

3-259


DataSheet4U.com




# FIGURE 4 — TYPICAL DATA BUS OUTPUT DELAY versus CAPACITIVE LOADING

#### 

# FIGURE 5 — TYPICAL READ/WRITE, VMA AND ADDRESS OUTPUT DELAY versus CAPACITIVE LOADING





### **MOTOROLA MICROPROCESSOR DATA**

3-260

DataSheet4U.com

#### MPU REGISTERS

A general block diagram of the MC6802 is shown in Figure 1. As shown, the number and configuration of the registers are the same as for the MC6800. The 128 × 8-bit RAM\* has been added to the basic MPU. The first 32 bytes can be retained during powerup and powerdown conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 7).

#### PROGRAM COUNTER

The program conter is a two byte (16-bit) register that points to the current program address.

#### STACK POINTER

The stack pointer is a two byte register that contains the address of the next available location in an external pushdown/pop-up stack. This stack is normally a random access read/write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

#### **INDEX REGISTER**

The index register is a two byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

#### **ACCUMULATORS**

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).


#### **CONDITION CODE REGISTER**

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones

Figure 8 shows the order of saving the microprocessor status within the stack.

3

FIGURE 7 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT




#### **MOTOROLA MICROPROCESSOR DATA**

3-261

www.DataSheet4U.com www.DataSheet4U.com

<sup>\*</sup>If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02 and MC68B02). On-board RAM can be used for data storage with all parts.

#### FIGURE 8 - SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK



#### MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals are similar to those of the MC6800 except that TSC, DBE,  $\phi1$ ,  $\phi2$  input, and two unused pins have been eliminated, and the following signal and timing lines have been added:

RAM Enable (RE) Crystal Connections EXTAL and XTAL Memory Ready (MR)

V<sub>CC</sub> Standby Enable φ2 Output (E)

The following is a summary of the MPU signals:

#### ADDRESS BUS (A0-A15)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have three-state capability.

#### DATA BUS (D0-D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus will be in the output mode when the internal RAM is accessed and RE will be high. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

#### HALT

When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the  $\overline{\text{HALT}}$  mode, the machine will stop at the end of an instruc-

tion, bus available will be at a high state, valid memory address will be at a low state. The address bus will display the address of the next instruction.

To ensure single instruction operation, transition of the HALT line must occur tpcs before the rising edge of E and the HALT line must go high for one clock cycle.

HALT should be tied high if not used. This is good engineering design practice in general and necessary to ensure proper operation of the part.

#### READ/WRITE (R/W)

This TTL-compatible output signals the peripherals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it will be in the read state. This output is capable of driving one standard TTL load and 90 pF.

#### **VALID MEMORY ADDRESS (VMA)**

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

BUS AVAILABLE (BA) — The bus available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off-state and other outputs to their normally inactive level. The processor is removed from the

#### **MOTOROLA MICROPROCESSOR DATA**

3-262

ataSheet4U.com

3

WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

#### INTERRUPT REQUEST (IRQ)

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being excuted before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while HALT is low.

A nominal 3 k $\Omega$  pullup resistor to VCC should be used for wire-OR and optimum control of interrupts.  $\overline{\text{IRQ}}$  may be tied directly to VCC if not used.

#### RESET

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execu-

tion of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (\$FFFE, \$FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by  $\overline{\text{IRO}}$ . Power-up and reset timing and power-down sequences are shown in Figures 9 and 10, respectively.

RESET, when brought low, must be held low at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the  $t_{\rm FC}$  power-up reset that is required.

When RESET is released it *must* go through the low-to-high threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles). This may cause improper MPU operation until the next valid reset

#### NON-MASKABLE INTERRUPT (NMI)

A low-going edge on this input requests that a non-maskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the  $\overline{\text{NMI}}$  signal. The interrupt mask bit in the condition code register has no effect on  $\overline{\text{NMI}}$ .

The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 k $\Omega$  pullup resistor to VCC should be used for wire-OR and optimum control of interrupts.  $\overline{NM}$  may be tied




FIGURE 9 - POWER-UP AND RESET TIMING

**MOTOROLA MICROPROCESSOR DATA** 

3-263

ataSheet4U.com

directly to VCC if not used.
Inputs IRQ and NMI are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.


Figure 11 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

Ve	ctor	Dii-
MS	LS	Description
\$FFFE	\$FFFF	Restart
\$FFFC	\$FFFD	Non-Maskable Interrupt
\$FFFA	\$FFFB	Software Interrupt
\$FFF8	\$FFF9	Interrupt Request

FIGURE 10 -- POWER-DOWN SEQUENCE 4.75 V Vcc tCPStPCf → RE

FIGURE 11 - MPU FLOWCHART




# MOTOROLA MICROPROCESSOR DATA

3-264


DataSheet4U.com

FIGURE 12 - CRYSTAL SPECIFICATIONS



Y1	Cin	Cout
3.58 MHz	27 pF	27 pF
4 MHz	27 pF	27 pF
6 MHz	20 pF	20 pF
8 MHz	18 pF	18 pF

Crystal Loading




Nominal Crystal Parameters\*

	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz
RS	60 <b>Ω</b>	50 Ω	30-50 Ω	20-40 Ω
co	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C1	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF
a	> 40K	> 30K	> 20K	> 20K

<sup>\*</sup>These are representative AT-cut parallel resonance crystal parameters only Crystals of other types of cuts may also be used.

Figure 13 — SUGGESTED PC BOARD LAYOUT

Example of Board Design Using the Crystal Oscillator



# MOTOROLA MICROPROCESSOR DATA

3-265

DataSheet4U.com www.DataSheet4U.com

#### FIGURE 14 - MEMORY READY SYNCHRONIZATION






FIGURE 15 - MR NEGATIVE SETUP TIME REQUIREMENT



The E clock will be stretched at end of E high of the cycle during which MR negative meets the tpcs setup time. The tpcs setup time is referenced to the fall of E. If the tpcs setup time is not met, E will be stretched at the end of the next E-high ½ cycle. E will be stretched in integral multiples of ½ cycles.

# Resuming E Clocking



The E clock will resume normal operation at the end of the ½ cycle during which MR assertion meets the tpcs setup time. The tpcs setup time is referenced to transitions of E were it not stretched. If tpcs setup time is not met, E will fall at the second possible transition time after MR is asserted. There is no direct means of determining when the tpcs references occur, unless the synchronizing circuit of Figure 14 is used.

# **MOTOROLA MICROPROCESSOR DATA**

3-266

DataSheet4U.com

# 3

#### **RAM ENABLE (RE)**

A TTL-compatible RAM enable input controls the onchip RAM of the MC6802. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the onchip RAM during a powerdown situation. RAM Enable must be low three cycles before VCC goes below 4.75 V during powerdown. RE should be tied to the correct high or low state if not used.

#### **EXTAL AND XTAL**

These inputs are used for the internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (see Figure 12). (AT-cut.) A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 13. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal.

If an external clock is used, it may not be halted for more than  $tp_{W_0L}$ . The MC6802 is a dynamic part except for the internal RAM, and requires the external clock to retain information.

#### **MEMORY READY (MR)**

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the 4xf<sub>0</sub> signal, as shown in Figure 14. When MR is high, E will be in normal operation. When MR is low, E will be stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 15.

MR should be tied high (connected directly to VCC) if not used. This is necessary to ensure proper operation of the part. A maximum stretch is  $t_{CVC}$ .

#### ENABLE (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TTL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to  $\phi 2$  on the MC6800. This output is capable of driving one standard TTL load and 130 pF.

#### **VCC STANDBY**

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at VSB maximum is ISBB.

#### MPU INSTRUCTION SET

The instruction set has 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 through 6). The instruction set is the same as that for the MC6800.

#### MPU ADDRESSING MODES

There are seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a bus frequency of 1 MHz, these times would be microseconds.

#### **ACCUMULATOR (ACCX) ADDRESSING**

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

#### IMMEDIATE ADDRESSING

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two- or three-byte instructions.

#### **DIRECT ADDRESSING**

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine, i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random-access memory. These are two-byte instructions.

#### **EXTENDED ADDRESSING**

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

#### INDEXED ADDRESSING

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

### **MOTOROLA MICROPROCESSOR DATA**

3-267

#### IMPLIED ADDRESSING

In the implied addressing mode, the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

#### **RELATIVE ADDRESSING**

In relative addressing, the address contained in the second

byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -125 to +129 bytes of the present instruction. These are two-byte instructions.

TABLE 2 - MICROPROCESSOR INSTRUCTION SET - ALPHABETIC SEQUENCE

**MOTOROLA MICROPROCESSOR DATA** 

3-268

DataSheet4U.com www.DataSheet4U.com

# TABLE 3 — ACCUMULATOR AND MEMORY INSTRUCTIONS

								DRES					-,				BOOLEAN/ARITHMETIC OPERATION	_	_	_	_	_
		19	AM E	0		HEC.	۲		DEX	-		TNO	$\neg$	_	LIE		(All register labels refer to contents)			1		) (
OPERATIONS	MNEMONIC	OP	`	=	OP	`	=	QP.	`	=	OP	`_	=	OP	`	Ξ	TENM TO CONTENTS!	₩	-+	7	+	+
Add	ADDA	3B	2	2	9B	3	2	AB	5	2		4	3				A + M - A	:	•	:1		1   1
	ADDB	CB	2	2	DB	3	2	ΕB	5	2	FB	4	3				B + M - B					:
Add Acmitrs	ABA			ĺ			_			. 1				18	5	1	A+B-A					;
Add with Carry	ADCA	89	2	2	99	3	2	Α9	5	2	89	4	3				A+M+C ·A					:
	ADCB	C9	2	2	D9	3	2	E9	5	2	F9	4	3				B + M + C - B				1	R
And	ANDA	84	2	2	94	3	2	Α4	5	2	B4	4	3				A·M·A	:				R
	ANDB	C4	2	2	D4	3	2	E4	5	2	F 4	4	3				8 · M · 8					R
Bit Test	BITA	85	2	2	95	3	2	A5	5	?	B5	4	3				A·M					R
	SITB	C5	2	2	D5	3	2	E 5	5	2	F 5	4	3				B·M					R
Clear	CLA							6F	I	2	7 F	6	3	4 F			1 00					R
	CLRA						- 1						- 1	4 r 5 F	2	1	00 · A 00 · B	•	•			R
	CLRB	١.				_	_		_				٦١	31	2	1	A M					R !
Compare	CMPA	81	2	2	91	3	2	AI	5	2	B1	4	3								- 1	:
	CMPB	Ç1	2	2	D1	3	2	E 1	5	2	F1	4	3		2		B M			. 1		. 1
Compare Acmitrs	CBA	ļ										_		11	2	1	A B					: H
Complement, 1's	COM	1						63	7	2	73	6	3				M · M			:		R
	COMA										ļ			43	2	1	ĀA			: 1	- 1	
	COMB	1												53	2	1	B - B	•	1 "	:		
Complement, 2's	NEG	1						60	7	2	70	6	3				00 M - M	•	•			9
(Negate)	NEGA	1					-						ļ	40	2	1	00 A - A	•	•			Q*
	NEGB	1												50	2	1	00 B - B	•	٠			(P)
Decimal Adjust, A	DAA	l												19	2	1	Converts Binary Add of BCD Characters	•	•	:	:	:
		i															into BCD Format					
Decrement	DEC	1						6A	7	2	7 A	6	3				M 1 - M	•	•	:	: [	<b>9</b>
	DECA													4A	2	1	A 1 - A	•	•	:	: K	<u>a</u> )
	DECB				ļ									5A	2	1	B 1 - B		•	:		3
Exclusive OR	EGRA	88	2	2	98	3	2	A8	5	2	В8	4	3				A⊕M · A		•	:	:	R
C X CIUSIVE O II	EORB	C8	2	2	08	3	2	E8	5	2	£8	4	3				B ⊕ M - B	•	•	:	:	A
Increment	INC	"	-	-	"			60	7	2	7 C	Б	3				M + 1 · M		•	:	:	(C)
Hicrement	INCA				Į			"						4 C	2	1	A+1 -4		•	:	:	©۱
	INCB	Į.			ĺ			!						50	2	1		•		;	:	الآق
1 1 4 1-	LDAA	86	2	2	96	3	2	A6	5	2	86	4	3		•		M · A			:	:	R
Load Acmitr	LDAB	C6	2	2	06	3	2	£6	5	2	16	4	3				M ·B			:	:	R
		1						AA		2	BA	4	3				A + M - A			:		R
Or, Inclusive	DRAA	8A		2	9 A	3	2		5		FA	4	3				B+M·B			:		R
	ORAB	CA	2	2	DA	3	2	EA	5	2	FA	4	3	36	4	1		1.				
Push Data	PSHA													37	4	i						
	PSHB				,			İ														
Pult Data	PULA							!						32	4	1						
	PULB	1			ļ			i			1		_	33	4	1	J			:		<b>6</b>
Rolate Leli	ROL	1			1			69	7	2	79	6	3				M)	1.		:	:	
	ROLA													49	2	1		•	•			9
	ROLB				ĺ			İ						59	2	1	1 0 2	•	•	1:	1	<u>@</u>
Rotate Right	ROR				}			66	7	2	76	6	3	i			M	•	•	E		6
	RDRA	1			1						1			46	2	1		•	•	1:		<b>©</b>
	RORB	ĺ			1									56	2	1	в с ь7 — ьо	•	1 -	:	:	<u>©</u>
Shift Left, Arithmetic	ASL							68	7	2	78	6	3					•		1:	:	( <u>G</u>
•	ASLA				1			i			1			48	2	- 1		•		:	:	( <u>©</u>
	ASLB	ľ									1			58	2	- 1	B C b7 b0	•	• •	1:	:	<b>(6</b> )
Shift Right, Arithmetic	ASR				1			6/	7	2	17	6	3				M) +	•		:	1:	6
Similar Ingini, An install	ASRA	1						ĺ						47	2	1	A		• •		:	<b>(6</b> )
	ASRB				1						İ			57	2	1	A B b7 b0 C		• •	1:	:	6
Shift Right Loor	LSR				1			64	7	2	74	6	3	1			M) -	•	•		:	Ē
Shift Right, Logic	LSRA				1			1		-	1	-	-	44	2	1	A} 0-====================================		۰.	A	:	Č
	LSAB	ĺ						1						54	2	1					:	Ğ
Constant		1			97	4	2	A7	6	2	B7	5	3	"	•		A·M				1	R
Store Acmitr	STAA				D7				6	2		5	3	i			B - M		- 1	1:	ŀ	А
•	STAB	1	, ,	. 2	1 -					2		4	3	1			A M · A		- 1	H	:	1:
Subtract	SUBA	81								2		4	3	1			B M ·B		- L -	١.	:	:
	SUBB	C	0 2	2	00	3	2	1 50	2	- 2	1 "	4	3	10	2	1		-			!:	:
Subtract Aemitrs.	SBA	1.				_		١.,					•	10	- 2	1	ANCA			1 -	1:	1:
Subtr with Carry	SBCA	8								2			3						1	1.	1:	:
	SBCB	C	2 2	1	! D2	3	2	E2	5	2	F 2	4	3	1	_	_	B M C ·B	1 "		1.	:	
Transfer Acmitrs	TAB	1			1			1						16		1	1 1 -	•		11.0	1:	B
	TBA				1						1			17	2	1	. [ 9	•		i '	1:	R
Test, Zero or Minus	TST							60	7	2	? 70	6	3	1			M - 00	1			1:	R
	TSTA	- 1			1			İ			1			40			1 A - 00	١.	- 1 -		1:	
	TSTB	- 1			- 1			1			1			50	2		1 B 00	16	• I •	N 1	1:	R

#### LEGEND:

- Operation Code (Hexadecimal). Number of MPU Cycles, Number of Prógram Bytes. Arithmetic Plus, Arithmetic Minus.

- Boolean AND.

  MSP Contents of memory location pointed to be Stack Pointer
- Boolean Inclusive OR.
- ⊙ **R** Boolean Exclusive OR.
  Complement of M
  Transfer Into.
  Bit = Zero.

- Byte : Zero. 00
- Note Accumulator addressing mode instructions are included in the column for IMPLIED addressing

#### CONDITION CODE SYMBOLS

- H Haif carry from bit 3,
- H Half carry from bit 3,
  I interrupt mask
  N Negative (sign bit)
  Z Zero (byte)
  V Overflow, 2's complement
  C Carry from bit 7

- C Cerry from bit /
  R Reset Always
  S Set Always
  Test and set of true-cleared otherwise
  Not Affected

## **MOTOROLA MICROPROCESSOR DATA**

3-269

DataSheet4U.com

www.DataSheet4U.com

## TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

																		CO	NĐ	. CO	OE	RE	G.
		18	MME	D	D	DIRECT INDEX		EXTND IMPLIED						]	5	4	3	2	1	0			
POINTER OPERATIONS	MNEMONIC	OP	~	=	OP	~	=	0P	~	=	OP	~	=	OP	~	=	BOOLEAN/ARITHMETIC OPERATION	H		N			نــــــــــــــــــــــــــــــــــــــ
Compare Index Reg	CPX	80	3	3	90	4	2	AC	6	2	BC	5	3				XH - M, XL - (M + 1)	•	•	0	: 1	3	•
Decrement Index Reg	DEX	1							1		ł			09	4	1	X = 1 -X	•	•	•	:	•	•
Decrement Stack Potr	DES	1		ļ							1	ļ	1	34	4	1	SP 1 -SP	•	•	•	•	•	•
Increment Index Reg	INX				ĺ								1	08	4	1	X + 1 - X	•	•	•	:	•	•
Increment Stack Potr	INS			1	ļ		1		-			Ì		31	4	1	SP + 1 · SP	•	•		-	•	•
Load Index Req	LDX	CE	3	3	DE	4	2	EE	6	2	FE	5	3		ĺ		M - XH, (M + 1) - XL	1		<u></u>		R	•
Load Stack Pntr	LDS	8£	3	3	9E	4	2	AE	6	2	B€	5	3		i	ļ	M -SPH, (M + 1) -SPL			<b>③</b>		R	
Store Index Reg	STX	1			OF	5	2	EF	7	2	FF	6	3		i	i	XH - M, XL - (M + 1)			(9)			
Store Stack Poli	STS		1	ĺ	9F	5	2	AF	1	2	BF	6	3				SPH -M, SPL -(M + 1)	•	•	(9)	١: ˌ	<b>A</b> :	•
andx Reg · Stack Potr	TXS		1			1		1		ļ	ĺ	ļ.	1	35	4	1-1	X 1 -SP	•	•	•	•	• ;	•
Stack Potr - Indx Reg	TSX			İ							1	i	1	30	4	1	SP + 1 · X	•	•	•	•	•	•

#### TABLE 5 — JUMP AND BRANCH INSTRUCTIONS

		RE	LAT	VE	П	NDE:	x	E	XTN	D	iM	PLIE	D	]		5	4	3	2	1	•
OPERATIONS	MNEMONIC	OP	~	=	OP	~	Ħ	OP	~	=	OP	~	z	1	BRANCH TEST	H	1	N	Z	V	C
Branch Always	BRA	20	4	2											None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	4	2									1		C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	4	2											C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	4	2	1					]				]	Z = 1	•	•	•	•	•	•
Branch II ≥ Zero	BGE	2 C	4	2			ı			1	1		1		N	•	•	•	•	•	•
Branch If > Zero	BGT	2€	4	2			1					ŀ			Z + (N @ V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	4	2	:									1	C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2 F	4	2											Z + (N → V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	4	2	, '	ļ	i			ļ.			İ	1	C + Z = 1	•	•	•	•	•	•
Branch II < Zero	BLT	20	4	2			1		i	1	ļ	l	İ	Į	N 🕀 V = 1	•				•	•
Branch If Minus	BM1	2B	4	2			1			1				1	N = 1	•	•	•	•	•	. •
Branch If Not Equal Zero	BNE	26	4	2	İ		Ì	i	1	1			ŀ	1	Z = 0	•	•	·	•	•	•
Branch II Overflow Clear	BVC	28	4	2						!		ļ		1	V = 0	•	•		•	•	•
Branch If Overflow Set	BVS	29	4	2			1					l			V = 1	•	•		•	•	•
Branch If Plus	BPL	2A	4	2		1	1	ĺ		1					N = 0	•	•	•			•
Branch To Subroutine	BSR	80	8	2		l								1 1		•	•	•	•	•	•
Jump	JMP			1	6E	4	2	76	3	3				}	See Special Operations	•	•	•			•
Jump To Subroutine	JSR	ļ	1		AD	8	2	BD	9	3			ł	1 )	(Figure 16)	•	•	¦ ●			•
No Operation	NOP	1		1		l					01	2	1	l	Advances Prog. Cntr. Only	•		•		•	•
Return From Interrupt	RTI					1					3B	10	1			1-		- 1	OD-		
Return From Subroutine	RTS		1		1			ĺ			39	5	1	( )		•	•				
Software Interrupt	SWI	Ì			İ	1	1				3F	12	1	1 5	See Special Operations	•	•	•	•	•	•
Wait for Interrupt	WAI			1		i			1	1	3E	9	1	1 )	(Figure 16)	•	$\mathbb{O}$	•	•		•

# MOTOROLA MICROPROCESSOR DATA 3-270


DataSheet4U.com


www.DataSheet4U.com

COND. CODE REG.


#### FIGURE 16 - SPECIAL OPERATIONS

## **SPECIAL OPERATIONS**









#### RTI, RETURN FROM INTERRUPT:




TABLE 6 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

							CUN	וט נו	DUE	KEG	
		1N	PLI	D		5	4	3	2	1	0
OPERATIONS	MNEMDNIC	OP	,	-1:	BOOLEAN OPERATION	н	1	N	z	V	c
Clear Carry	CLC	ОC	2	1	0 · C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	וי ט	•	ļ R	•	•	•	•
Clear Overflow	CLV	0 A	2	1	0 · V	•	•	•	•	R	•
Set Carry	SEC	00	2	1	1 · C	•	•	•	•	•	S
Set Interrupt Mask	SE⊢	0 F	2	1	1 -1	•	S		•		•
Set Overflow	SEV	0B	2	1	1 · V	•	. •	•	•	+ S	•
Acmltr A → CCR	TAP	06	2	1	A - CCR	l —		-(	12) —		
CCR - Acmitr A	TPA	07	2	1_1_	CCR · A	•	•	•	. •	•	

CONDITION CODE REGISTER NOTES: (Bit set if test is true and cleared otherwise)

1	(Bit V)	Test Result = 10000000?	7	(Bit N)	Test. Sign bit of most significant (MS) byte = 17
2	(Bit C)	Test Result # 00000000?	8	(Bit V)	Test 2's complement overflow from subtraction of MS bytes?
3	(Bet C)	Test. Decimal value of most significant BCD Character greater than nine?	9	(Bit N)	Test. Result less than zero? (Bit 15 : 1)
J	15.1 07	(Not cleared if previously set )	10	(AII)	Load Condition Code Register from Stack (See Special Operations)
4	(Bit V)	Test: Operand = 10000000 prior to execution?	11	(Bit f)	Set when interrupt occurs. If previously set, a Non-Maskable
5	(Bit V)	Test Operand = 011111111 prior to execution?			Interrupt is required to exit the wait state
6	(B <sub>1</sub> t V)	Test: Set equal to result of N⊕C after shift has occurred	12	(AII)	Set according to the contents of Accumulator A

## **MOTOROLA MICROPROCESSOR DATA**

3-271

www.DataSheet4U.com DataSheet4U.com

TABLE 7 — INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES (Times in Machine Cycle)

	(Dual Operand)	ACCX	mmediate	Direct	Extended	Indexed	Implied	Relative		(Dual Operand)	ACCX	Immediate	Direct	Extended	indexed	tmplied
ABA		•	•	•	•	•	2	•	INC		2	•	•	6	7	•
ADC	×	•	2	3	4	5	•	•	INS		•	•	•	•	•	4
ADD AND	X	•	2	3	4	5	•	•	INX JMP		•	•	•	3	4	4
ASL	x	2	2	<i>3</i>	6	5 7	•	•	JSR		•	•	•	9	8	•
ASR		2	:	:	6	7	•	:	LDA	x	•	2	3	4	5	
BCC		•	•	•	•			4	LDS	^	•	3	4	5	6	•
BCS		•	•	•	•	•	•	4	LDX		•	3	4	5	6	•
BEA		•	•	•	•	•	•	4	LSR		2	•	•	6	7	•
BGE		•	•	•	•	•	•	4	NEG		2	•	•	6	7	•
BGT		•	•	•	•	•	•	4	NOP		•	•	•	•	•	2
BHI		•	•	•	•	•	•	4	ORA	×	•	2	3	4	5	•
BIT BLE	×	•	2	3	4	5	•	4	PSH PUL		•	•	•	•	•	4
BLS		•	•	•	•	•	•	4	ROL		2	•	•	6	7	4
BLT		•	:	•	•	•	:	4	ROR		2	•	•	6	7	:
BMI			:		:	•	:	4	RTI		•		:	•		10
BNE		•	•	•	•	•	•	4	RTS		•	•	•	•	•	5
BPL			•	•	•	•	•	4	SBA		•	•	•	•	•	2
BRA		•	•	•	•	•	•	4	SBC	x	•	2	3	4	5	•
BSR		•	•	•	•	•	•	8	SEC		•	•	•	•	•	2
BVC		•	•	•	•	•	•	4	SEI		•	•	•	•	•	2
BVS		•	•	•	•	•	•	4	SEV		•	•	•	•	•	
CBA		•	•	•	•	•	2	•	STA	×	•	•	4	5	6	•
CLC CLI		•	•	•	•	•	2	•	STS STX		•	•	5	6	7 7	•
CLR		2	:	•	6	7	2	•	SUB		•	2	5 3	6 4	5	•
CLV		2	:	:	•		2	•	SWI	x	•		3	4	•	12
CMP	×	:	2	3	4	5	•	•	TAB		•	•	•	:	:	2
COM	Î	2	•	•	6	7			TAP		-			-	•	2
CPX		•	3	4	5	6	:		TBA					•	•	2
DAA		•	•	•	•	•	2	•	TPA		•	•	•	•	•	2
DEC		2	•	•	6	7	•	•	TST		2	•	•	6	7	•
DES		•	•	•	•	•	4	•	TSX		•	•	•	•	•	4
DEX		•	•	•	•	•	4	•	TSX		•	•	•	•	•	4
EOR	x	•	2	3	4	5	•	•	WAI		•	•	•	•	•	9

NOTE Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAT instruction. Then it is 4 cycles

# **MOTOROLA MICROPROCESSOR DATA**

3-272

DataSheet4U.com

# SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 8 provides a detailed description of the information present on the address bus, data bus, valid memory address line (VMA), and the read/write line (R/ $\overline{W}$ ) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware

as the control program is executed. The information is categorized in groups according to addressing modes and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table.)

TABLE 8 - OPERATIONS SUMMARY

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Data Bus
IMMEDIATE						
ADC EOR	T	1	1	Op Code Address	1	Op Code
ADD LDA AND ORA	2	2	1 1	Op Code Address + 1	1	Operand Data
BIT SBC	-					
CMP SUB					1	Op Code
CPX LDS		1	1	Op Code Address	1	Operand Data (High Order Byte)
LDX	3	2	1 1	Op Code Address + 1	1	Operand Data (High Order Byte)
DIRECT		3	1	Op Code Address + 2	<u>'</u> -	Operand Data (Low Order Byte)
DIRECT	1				1	Op Code
ADC EOR ADD LDA		1	1	Op Code Address	,   1	Address of Operand
AND ORA	3	2	1	Op Code Address + 1	1	Operand Data
BIT SBC CMP SUB		3	1	Address of Operand	'	Operand Data
CPX	+	1	1	Op Code Address	1	Op Code
LDS		2	1	Op Code Address + 1	1	Address of Operand
LDX	4	3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
STA	<del>                                     </del>	1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Destination Address
		3	0	Destination Address	1	Irrelevant Data (Note 1)
		4	1	Destination Address	0	Data from Accumulator
STS	1	1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1	Irrelevant Data (Note 1)
		4	1	Address of Operand	0	Register Data (High Order Byte)
		5	1	Address of Operand + 1	0	Register Data (Low Order Byte)
INDEXED		·				
JMP		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Offset
	7	3	0	Index Register	1	Irrelevant Data (Note 1)
	1	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA		2	1	Op Code Address + 1	1	Offset
BIT SBC	5	3	0	Index Register	1	Irrelevant Data (Note 1)
CMP SUB		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
	1_	5	1_	Index Register Plus Offset	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS		2	1	Op Code Address + 1	1	Offset
	6	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)
		6	1_1_	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)

#### **MOTOROLA MICROPROCESSOR DATA**

3-273

DataSheet4U.com www.DataSheet4U.com

TABLE 8 - OPERATIONS SUMMARY (CONTINUED)

				8 - OPERATIONS SUMMARY (CONTIN	1 . 1	
Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
INDEXED (Continued)	,				1 :	
STA	}	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
	6	3	0	Index Register	1 1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1 1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR		1	1	Op Code Address	1 1	Op Code
ASR NEG CLR ROL		2	1	Op Code Address + 1	1	Offset
COM ROR	7	3	0	Index Register	1	Irrelevant Data (Note 1)
DEC TST INC		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Current Operand Data
		6	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		7	1/0 (Note 3)	Index Register Plus Offset	0	New Operand Data (Note 3)
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1 1	Offset
	7	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1 1	irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1 1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
JSR	1	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	frrelevant Data (Note 1)
	8	4	1	Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		7	o	Index Register	1	Irrelevant Data (Note 1)
		8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
EXTENDED	1	1			-1	
JMP		1	1	Op Code Address	1	Op Code
	3	2	1	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	1	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	†	1	1	Op Code Address	1	Op Code
ADD LDA		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA BIT SBC	4	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
CMP SUB		4	1	Address of Operand	1 ,	Operand Data
CPX	<del>                                     </del>	1	1	Op Code Address	1	Op Code
LDS		2	1	Op Code Address + 1		Address of Operand (High Order Byte)
LDX	5	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
	3	4	1	Address of Operand	1	Operand Data (High Order Byte)
		5	;	·	1	- · · · · · · · · · · · · · · · · · · ·
CT A A	<del> </del>	<del> </del>	1	Address of Operand + 1	1	Operand Data (Low Order Byte)
STA A STA B	1	1	1	Op Code Address		Op Code
	-	2	1	Op Code Address + 1	1	Destination Address (High Order Byte)
	5	3	1	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	0	Operand Destination Address	1	Irrelevant Data (Note 1)
481 100	<del> </del>	5	1	Operand Destination Address	0	Data from Accumulator
ASL LSR ASR NEG		1	1	Op Code Address		Op Code
CLR ROL		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
COM ROR DEC TST	6	3	1 !	Op Code Address + 2	1 1	Address of Operand (Low Order Byte)
INC		4	1 1	Address of Operand	1	Current Operand Data
	1	5	0	Address of Operand	1	Irrelevant Data (Note 1)
		6	1/0 (Note 3)	Address of Operand	0	New Operand Data (Note 3)

# **MOTOROLA MICROPROCESSOR DATA**

3-274

DataSheet4U.com

TABLE 8 - OPERATIONS SUMMARY (CONTINUED)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
EXTENDED (Continued)		,		· <u>-</u>	<del></del>	
STS STX	]	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
	6	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	0	Address of Operand	1	Irrelevant Data (Note 1)
		5	1 1	Address of Operand	0	Operand Data (High Order Byte)
		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	1	Subroutine Starting Address	] 1	Op Code of Next Instruction
	9	5	1	Stack Pointer	0	Return Address (Low Order Byte)
		6	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer – 2	1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		9	1	Op Code Address + 2	1 1	Address of Subroutine (Low Order Byte)
INHERENT	•					
ABA DAA SEC	2	1	1	Op Code Address	1	Op Code
ASL DEC SEI ASR INC SEV	_	2	1	Op Code Address + 1	1	Op Code of Next Instruction
CBA LSR TAB						
CLC NEG TAP CLI NOP TBA		1	i '			
CLR ROL TPA			1			
CLV ROR TST COM SBA			ł			
DES		1	1	Op Code Address	1	Op Code
DEX	l .	2	1	Op Code Address + 1	1	Op Code of Next Instruction
INS INX	4	3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
	1	4	0	New Register Contents	1	Irrelevant Data (Note 1)
PSH	†	1	1	Op Code Address	1	Op Code
	1 .	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	4	3	1	Stack Pointer	0	Accumulator Data
		4	l 0	Stack Pointer = 1	1	Accumulator Data
PUL		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
	4	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Operand Data from Stack
TSX	<del>                                     </del>	1	1	Op Code Address	1	Op Code
10%		2	1	Op Code Address + 1	1	Op Code of Next Instruction
	4	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	0	New Index Register	1	Irrelevant Data (Note 1)
TXS	+	1	1	Op Code Address	+ + + + + + + + + + + + + + + + + + + +	Op Code
173			'	Op Code Address + 1	1	Op Code of Next Instruction
	4	3		Index Register	1	Irrelevant Data
		4	0	New Stack Pointer	'1	Irrelevant Data
RTS	<del> </del>	1	1	Op Code Address	1	Op Code
r. 13		2	'	·	'1	1 '
	_		1	Op Code Address + 1		freelevant Data (Note 2)
	5	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)

# MOTOROLA MICROPROCESSOR DATA

3-275

DataSheet4U.com

# TABLE 8 — OPERATIONS SUMMARY (CONCLUDED)

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Data Bus
INHERENT (Continued)						
WAI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer 1	0	Return Address (High Order Byte)
	9	5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	1	Contents of Cond. Code Register
RTI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI	1	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
	1	3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
	12	7	1	Stack Pointer – 4	0	Contents of Accumulator A
		8	;	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	;	Stack Pointer - 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE	1		<u> </u>			
BCC BHI BNE		1	1	Op Code Address	1	Op Code
BCS BLE BPL		2	1	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BGE BLT BVC	4	3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
BGT BMI BVS		4	0	Branch Address	1	Irrelevant Data (Note 1)
BSR	+	1	1	Op Code Address	1	Op Code
חנם		2	;	Op Code Address + 1	1	Branch Offset
			,	Return Address of Main Program	1	Irrelevant Data (Note 1)
		3	1 1		0	Return Address (Low Order Byte)
	8	4	1	Stack Pointer		Return Address (High Order Byte)
		5	1	Stack Pointer — 1		Irrelevant Data (Note 1)
		6	0	Stack Pointer — 2	1 !	
	1	7	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
	1	8	0	Subroutine Address (Note 4)	1	Irrelevant Data (Note 1)

#### NOTES:

- If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high-impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.
   Data is ignored by the MPU.
   For TST, VMA = 0 and Operand data does not change.
   MS Byte of Address Bus = MS Byte of Address of BSR instruction and LS Byte of Address Bus = LS Byte of Sub-Routine Address.

# **MOTOROLA MICROPROCESSOR DATA**

3-276


DataSheet4U.com

#### **MECHANICAL DATA AND ORDERING INFORMATION**

## **ORDERING INFORMATION**

Package Type	Frequency MHz	Temperature	Order Number
Plastic	1.0	0°C to 70°C	MC6802P
P Suffix	1.0	-40°C to +85°C	MC6802CP
	1.5	0°C to 70°C	MC68A02P
	1.5	-40°C to +85°C	MC68A02CP
	2.0	0°C to 70°C	MC68B02P
Cerdip	1.0	0°C to 70°C	MC6802S
S Suffix	1.0	-40°C to +85°C	MC6802CS
	1.5	0°C to 70°C	MC68A02S
	1.5	40°C to +85°C	MC68A02CS
	2.0	0°C to 70°C	MC68B02S

#### **PIN ASSIGNMENT**



3

MOTOROLA MICROPROCESSOR DATA

3-277

DataSheet4U.com