

IC ANALOG-TO-DIGITAL CONVERTERS

FEATURES

- \bullet ABSOLUTE ACCURACY No external gain or offset adjustments are required for 0 to +10V or $\pm 10\text{V}$ signal ranges
- PRECISION ±1/2LSB maximum nonlinearity error
- COMPACT DESIGN 24-pin ceramic or metal dual-inline package
- LOW COST Ceramic packaged ADC82AG

- FAST CONVERSION SPEED 2.8μsec, max Throughput sampling rates of over 300kHz Faster conversion speeds obtainable with optional external clock
- COMPLETELY SELF-CONTAINED Internal clock, comparator, and reference

DESCRIPTION


The model ADC82AG and ADC82AG are high-speed, 8-bit successive-approximation A/D converters designed for applications requiring system throughput sampling rates of over 300kHz. They utilize state-of-the-art IC and laser-trimmed thin-film components and are packaged in a 24-pin ceramic (ADC82AG) or metal (ADC82AM) package.

Thin-film internal scaling resistors are provided for the selection of analog input signal ranges of ± 2.25 V, ± 5 V, ± 10 V, 0 to ± 5 , 0 to ± 10 V, or 0 to ± 20 V.

No external adjustments are required to obtain initial absolute accuracies of better than $\pm 1LSB$ for the 0 to $\pm 10V$ or $\pm 10V$ signal ranges. Gain and offset errors may be externally trimmed to zero to obtain even greater accuracy.

Data is available in parallel and serial form with corresponding clock and status signals. All digital input and output signals are DTL/TTL-compatible. Power supply voltages are ± 15 VDC and ± 5 VDC.

FUNCTIONAL DIAGRAM



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

\$1976 Burr-Brown Corporation

PDS-351E

Printed in U.S.A. October, 1985

DISCUSSION OF PERFORMANCE

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of $\pm 1/2$ LSB. The remaining errors in the A/D converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors, including Gain, Offset, Linearity, Differential Linearity and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits Off) and Offset drift shifts the line left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of A/D converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter. A Differential Linearity error of $\pm 1/2$ LSB means that the width of each bit step over the range of the A/D converter is 1LSB $\pm 1/2$ LSB.

The ADC82 is also Monotonic, assuring that the output digital code either increases or remains the same for increasing analog input signals. A monotonic converter can have missing codes; therefore, Burr-Brown specifies no missing codes over a temperature range.

TIMING CONSIDERATIONS

The timing diagram of the ADC82 (see Figure 2) assumes an analog input such that the positive true digital word 10011000 exists. The output will be complementary as shown in Figure 2 (01100111 is the digital output).




FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.




FIGURE 2. ADC82 Timing Diagram.


SPECIFICATIONS


ELECTRICAL

Typical at +25°C and rated power supplies unless otherwise noted.

MODEL	ADC82AG ADC82AM	UNITS
RESOLUTION		
	8	Bits
INPUT		,
ANALOG INPUTS		
Voltage Ranges		
Bipolar	±2.5, ±5, ±10	V
Unipolar Impedance (Direct Inputs)	0 to +5, 0 to +10, 0 to +20	V
0 to +5V, ±2.5V	3.125	kΩ
0 to +10V, ±5V	6.25	kΩ
0 to +20V, ±10V	12.50	kΩ
DIGITAL INPUTS(1)		
Convert Command	Positive pulse 50nsec	J
	wide (min) trailing edge	
Logic Logding	("1" to "0") initiates conversion	
Logic Loading External Clock	1	TTL Load
	<u> </u>	TTL Load
TRANSFER CHARACTERISTICS		
ERROR		
Total Accuracy Error, max Gain Error(2)	±1	LSB
Offser Error(2)	±0.1	%
Unipolar	±0.05	% of FSR(3)
Bipolar	±0.05	% of FSR
Linearity Error, max(4)	±0.2	% of FSR
Inherent Quantization Error	±1/2	LSB
Differential Linearity Error	±1/2	LSB
No Missing Codes Temp. Range Power Supply Sensitivity	0 to 70	°C
+15V	±0.02	% of FSR/%Vs
+5V and -15V	±0.006	% of FSR/%Vs
DRIFT	· · · · · · · · · · · · · · · · · · ·	
Specification Temp. Range	25 to ±95	°C
Gain, max	-25 to +85 ±40	ppm/°C
Offset		ppiii/ O
Unipolar	±20	ppm of FSR°C
Bipolar, max	±35	ppm of FSR°C
Linearity, max Monotonicity	±20	ppm of FSR/°C
	Guaranteed	
CONVERSION SPEED, max(5)	(2.8)	μsec
OUTPUT		
DIGITAL DATA(All codes		
complementary)		
Parallel Output Codes(6)		
Unipolar	CSB	
Bipolar	сов, стс	
Output Drive	(5)	TTL Loads
Serial Data Codes (NRZ)	CSB, COB	
Output Drive Status	5	TTL Loads
Status Output Drive	Logic "1" during conversion 5	TTL Loads
Internal Clock	 	I I L LUAUS
Clock Output Drive	4	TTL Loads
Frequency(7)	2.85	MHz
POWER REQUIREMENTS		
Rated Voltages	±15, +5	VDC
Range for Rated Accuracy(8)	+4.75 to +5.25, ±14.5 to ±15.5	VDC
Supply Drain, +15VDC	+20	mA
-15VDC	-20 -20	mA
+5VDC	+80	mA .
TEMPERATURE RANGE		
Specification	-25 to +85	°C
Storage	-55 to +125	°C

MECHANICAL







NOTES:

- 1. DTL/TTL compatible i.e., Logic "0" = 0.8V max, Logic "1" = 2.0V min.
- FSR means Full Scale Range for example, unit connected for ±10V range has 20V FSR.
- 3. Adjustable to zero with external trimpots.
- 4. Error shown is the same as $\pm 1/2$ LSB max for resolution of A/D converter.
- 5. Conversion time with internal clock.
- 6. See Table I. CSB Complementary Binary. COB - Complementary Offset Binary. CTC - Complementary Two's Complement.
- 7. For conversion speeds specified.
- 8. ±14.0V to ±16.0V for ±1-1/4LSB total accuracy error.


CONNECTION DIAGRAM


PIN ASSIGNMENTS





TYPICAL PERFORMANCE CURVES





DEFINITION OF DIGITAL CODES

PARALLEL DATA

Three binary codes are available on the ADC82 parallel output; they are complementary (logic "0" is true) straight binary (CSB) for unipolar input signal ranges and complementary two's complement (CTC) and complementary offset binary (COB) for bipolar input signal ranges.

Table I describes the LSB, transition values and code definitions for each possible ADC82 analog input signal range.

SERIAL DATA

Two straight binary (complementary) codes are available on the serial output line of the ADC82; they are CSB and COB. The serial data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values shown in Table I also apply to the serial data output except for the CTD code.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary (BIN) Output	INPUT VOLTAGE RANGE AND LSB VALUES						
Analog Input Voltage Ranges	Defined As:	±10V	±5V	±2.5V	0 to +10V	0 to +5V	0 to +20V
Code Designation		COB or CTC*	COB or CTC*	COB or CTC*	CSB**	CSB**	CSB**
One Least Significant Bit (LSB)	FSR 2 ⁿ n = 8	20V 2 ⁿ 78.13mV	10V 2 ⁿ 39.06mV	5V 2 ⁿ 19.53mV	10V 2 ⁿ 39.06mV	5V 2 ⁿ 19.53mV	20V 2 ⁿ 78.13mV
Transition Values MSB LSB 000 000*** 011 111 111 110	+Full Scale Mid Scale -Full Scale	+10V -3/2LSB 0 -10V +1/2LSB	+5V -3/2LSB 0 -5V +1/2LSB	+2.5 -3/2LSB 0 -2.5V +1/2LSB	+10V -3/2LSB +5V 0 + 1/2LSB	+5V -3/2LSB +2.5V 0 + 1/2LSB	+20V -3/2LSB +10V 0 + 1/2LSB

^{*} COB = Complementary Offset Binary *CTC = Complementary Two's complement - obtained

5

^{**}CSB = Complementary Straight Binary

by using the complement of the most-significant bit (MSB). MSB is available on pin-12.

^{***}Ø is the Transition Bit.
Voltages given are the
nominal value for transition
to the code specified.

DISCUSSION OF SPECIFICATIONS

The ADC82 is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors, and conversion speed effects on accuracy. The ADC82 is factory trimmed and tested for all critical key specifications.

GAIN AND OFFSET ERROR

Initial gain and offset errors are factory trimmed to $\pm 0.05\%$ of FSR at $+25^{\circ}$ C for both the 0 to +10 and ± 10 V ranges. No external adjustment is required to obtain initial absolute accuracies of ± 1 LSB. When using one of the other input signal ranges or when even greater initial accuracy is desired these errors may be trimmed to zero by connecting external potentiometers as shown in Figures 9 and 10.

ACCURACY DRIFT VS TEMPERATURE

Three major drift parameters degrade A/D converter accuracy over temperature; they are gain, offset and linearity drift. The worst-case accuracy drift is the summation of all three drift errors over temperature. Statistically, these errors do not add algebraically, but are random variables which behave as root-sum squared (RSS) or 1σ errors as follows:

$$RSS = \sqrt{\epsilon_{\rm g}^2 + \epsilon_{\rm o}^2 + \epsilon_{\rm e}^2}$$

Where $\epsilon_g = \text{gain drift error (ppm/°C)}$

 $\epsilon_{\rm o} = {\rm offset\ drift\ error\ (ppm\ of\ FSR/^{\rm o}C)}$

 $\epsilon_e = \text{Linearity error (ppm of FSR/}^{\circ}\text{C})$

For unipolar operation, the total RSS drift is ± 49.0 ppm/ $^{\circ}$ C and for bipolar operation, the total RSS drift is ± 56.8 ppm/ $^{\circ}$ C.

ACCURACY VS SPEED

In successive approximation A/D converters, the conversion speed affects linearity and differential linearity errors. Conversion speed and its effect on linearity and differential linearity errors for the ADC82 are shown in Typical Performance Curves.

The ADC82 conversion speeds are specified for a maximum linearity error of $\pm 1/2$ LSB and a differential linearity error of $\pm 1/2$ LSB with the internal clock. Faster conversion speeds are possible with an external clock (see Figures 6 and 7.

POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect the accuracy of the ADC82. The ADC82 power supply sensitivity is specified for $\pm 0.006\%$ of FSR/%Vs for -15V and +5V supplies and $\pm 0.02\%$ of FSR/%Vs for +15V supplies. Normally, regulated power supplies with 1% or less ripple are recommended for use with the ADC82. See layout precautions and power supply decoupling below.

LAYOUT AND OPERATING INSTRUCTIONS

LAYOUT PRECAUTIONS

Analog and digital commons are not connected internally in the ADC82 but should be connected together as close

to the unit as possible, preferably to a large ground plane under the ADC82. If these grounds must be run separately, use wide conductor pattern and a 0.01μ F to 0.1μ F nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout.

POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum or electrolytic type capacitors as shown in Figure 3 to obtain noise free operation. These capacitors should be located close to the ADC82. $1\mu F$ electrolytic type capacitors should by bypassed with $0.01\mu F$ ceramic capacitors for improved high frequency performance.




FIGURE 3. Recommended Power Supply Decoupling.

INPUT SCALING

The ADC82 input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 4 for circuit details.




FIGURE 4. ADC82 Input Scaling Circuit.

TABLE II. ADC82 Input Scaling Connection.

Input Signal Range	Output Code	Connect Pin 16 To Pin	Connect Pin 15 To	Connect Input Signal To
±10V	COB or CTC	18	Input Signal	15
±5V	COB or CTC	18	Open	14
±2.5V	COB or CTC	18	Pin 18	14
0 to +5V	CSB	17	Pin 18	14
0 to +10V	CSB	17	Open	14
0 to +20V	CSB	17	Input Signal	15

CLOCK OPTIONS

The ADC82 is extremely versatile in that it can be operated in several different modes with either internal or external clock. Most of these options can be implemented with nothing more than an inexpensive quad 2-input NAND gate (7400) as shown in Figures 5 through 8.

CONVERTER INITIALIZATION

On power-up, the state of the ADC internal circuitry is indeterminate. One conversion cycle is required to initialize the converter after power is applied.




FIGURE 5. Internal Clock-Normal Operating Mode.




FIGURE 6. Continuous Conversion with External Clock.




FIGURE 7. Continuous External Clock.




FIGURE 8. Continuous Conversion with Internal Clock.

OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC82 as shown in Figures 9 and 10. Multiturn potentiometers with $100 \text{ppm}/^{\circ}\text{C}$ or better TCR's are recommended for minimum drift over temperature and time. These pots may be any value from $10 \text{k}\Omega$ to $100 \text{k}\Omega$. All resistors should be 20% carbon or better. Pin 13 (Gain Adjust) may be left open if no external adjustment is required.

ADJUSTMENT PROCEDURE

Offset - Connect the Offset potentiometer as shown in Figure 9. Sweep the input through the end point transition voltage that should cause an output transition to all bits off (E_{IN}^{OFF}) .

Adjust the Offset potentiometer until the actual end point transition voltage occurs at $E_{\rm IN}^{\rm OFF}$. The ideal transition voltage values of the input are given in Table I.

Gain - Connect the Gain adjust potentiometer as shown in Figure 10. Sweep the input through the end point transition voltage that should cause output transitions to all bits on (E_{IN}^{ON}) . Adjust the Gain potentiometer until the actual end point transition voltage occurs at E_{IN}^{ON} .

Table I details the transition voltage levels required.




FIGURE 9. Two methods of Connecting Optional Offset Adjust with a ±1.0% of FSR Range of Adjustment.





FIGURE 10. Two Methods of Connecting Optional Gain Adjust with a $\pm 1.0\%$ Range of Adjustment.

ORDERING INFORMATION



The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

008374 Www.DataSheet4U.com