

## DUAL, 12-BIT 275 MSPS DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- 12-Bit Dual Transmit DAC
- 275 MSPS Update Rate
- Single Supply: 3 V to 3.6 V
- High SFDR: 85 dBc at 5 MHz
- High IMD3: 78 dBc at 15.1 and 16.1 MHz
- WCDMA ACLR: 70 dB at 30.72 MHz
- Independent or Single Resistor Gain Control
- Dual or Interleaved Data
- On-Chip 1.2-V Reference
- Low Power: 330 mW
- Power-Down Mode: 15 mW
- Package: 48-Pin TQFP

### APPLICATIONS

- Cellular Base Transceiver Station Transmit Channel
  - CDMA: W-CDMA, CDMA2000, IS-95
  - TDMA: GSM, IS-136, EDGE/UWC-136
- Medical/Test Instrumentation
- Arbitrary Waveform Generators (ARB)
- Direct Digital Synthesis (DDS)
- Cable Modem Termination System (CMTS)




Figure 1.

### DESCRIPTION

The DAC5662 is a monolithic, dual-channel 12-bit high-speed digital-to-analog converter (DAC) with on-chip voltage reference.

Operating with update rates of up to 275 MSPS, the DAC5662 offers exceptional dynamic performance and tight-gain and offset matching, characteristics that make it suitable in either I/Q baseband or direct IF communication applications.

Each DAC has a high-impedance differential current output, suitable for single-ended or differential analog-output configurations. External resistors allow scaling the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.

The DAC5662 has two 12-bit parallel input ports with separate clocks and data latches. For flexibility, the DAC5662 also supports multiplexed data for each DAC on one port when operating in the interleaved mode.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.


The DAC5662 has been specifically designed for a differential transformer coupled output with a 50-Ω doubly terminated load. For a 20-mA full-scale output current a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (-2 dBm output power) are supported.

The DAC5662 is available in a 48-pin thin quad FlatPack (TQFP). Pin compatibility between family members provides 12-bit (DAC5662) and 14-bit (DAC5672) resolution. Furthermore, the DAC5662 is pin compatible to the DAC2902 and AD9765 dual DACs. The device is characterized for operation over the industrial temperature range of -40°C to 85°C.

**AVAILABLE OPTIONS**

T <sub>A</sub>	PACKAGED DEVICES 48-TQFP
-40°C to 85°C	DAC5662IPFB
	DAC5662IPFBR

**DEVICE INFORMATION**



**TERMINAL FUNCTIONS**

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
AGND	38	I	Analog ground
AVDD	47	I	Analog supply voltage
BIASJ_A	44	O	Full-scale output current bias for DACA
BIASJ_B	41	O	Full-scale output current bias for DACB
CLKA/CLKIQ	18	I	Clock input for DACA, CLKIQ in interleaved mode.
CLKB/RESETIQ	19	I	Clock input for DACB, RESETIQ in interleaved mode.
DA[11:0]	1-12	I	Data port A. DA11 is MSB and DA0 is LSB. Internal pulldown.
DB[11:0]	23-34	I	Data port B. DB11 is MSB and DB0 is LSB. Internal pulldown.

**TERMINAL FUNCTIONS (continued)**

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
DGND	15, 21	I	Digital ground
DVDD	16, 22	I	Digital supply voltage
EXTIO	43	I/O	Internal reference output (bypass with 0.1 $\mu$ F to AGND) or external reference input.
GSET	42	I	Gain-setting mode: H - 1 resistor, L - 2 resistors. Internal pullup.
IOUTA1	46	O	DACA current output. Full-scale with all bits of DA high.
IOUTA2	45	O	DACA complementary current output. Full-scale with all bits of DA low.
IOUTB1	39	O	DACB current output. Full-scale with all bits of DB high.
IOUTB2	40	O	DACB complementary current output. Full-scale with all bits of DB low.
MODE	48	I	Mode Select: H – Dual Bus, L – Interleaved. Internal pullup.
NC	13, 14, 35, 36	-	No connection
SLEEP	37	I	Sleep function control input: H – DAC in power-down mode, L – DAC in operating mode. Internal pulldown.
WRTA/WRTIQ	17	I	Input write signal for PORT A (WRTIQ in interleaving mode).
WRTB/SELECTIQ	20	I	Input write signal for PORT B (SELECTIQ in interleaving mode).

**ABSOLUTE MAXIMUM RATINGS**

 over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		UNIT
Supply voltage range	AVDD <sup>(2)</sup>	-0.5 V to 4 V
	DVDD <sup>(3)</sup>	-0.5 V to 4 V
Voltage between AGND and DGND		-0.5 V to 0.5 V
Voltage between AVDD and DVDD		-0.5 V to 0.5 V
Supply voltage range	DA[11:0] and DB[11:0] <sup>(3)</sup>	-0.5 V to DVDD + 0.5 V
	MODE, SLEEP, CLKA, CLKB, WRTA, WRTB <sup>(3)</sup>	-0.5 V to DVDD + 0.5 V
	IOUTA1, IOUTA2, IOUTB1, IOUTB2 <sup>(2)</sup>	-1 V to AVDD + 0.5 V
	EXTIO, BIASJ_A, BIASJ_B, GSET <sup>(2)</sup>	-0.5 V to AVDD + 0.5 V
Peak input current (any input)		+20 mA
Peak total input current (all inputs)		-30 mA
Operating free-air temperature range		-40 °C to 85 °C
Storage temperature range		-65 °C to 150 °C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Measured with respect to AGND.

(3) Measured with respect to DGND.

## ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA, independent gain set mode (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DC Specifications</b>						
Resolution			12			Bits
<b>DC Accuracy<sup>(1)</sup></b>						
INL	Integral nonlinearity	1 LSB = IOUTFS/2 <sup>12</sup> , TA = 25°C	-2	0.3	2	LSB
DNL	Differential nonlinearity		-2	0.2	2	LSB
<b>Analog Output</b>						
Offset error				0.03		%FSR
Gain error		With external reference		±0.25		%FSR
		With internal reference		0.5		%FSR
Minimum full-scale output current <sup>(2)</sup>				2		mA
Maximum full-scale output current <sup>(2)</sup>				20		mA
Gain mismatch		With internal reference	-2	0.07	+2	%FSR
Output voltage compliance range <sup>(3)</sup>			-1		1.25	V
RO	Output resistance			300		kΩ
CO	Output capacitance			5		pF
<b>Reference Output</b>						
Reference voltage			1.14	1.2	1.26	V
Reference output current <sup>(4)</sup>				100		nA
<b>Reference Input</b>						
VEXTIO	Input voltage		0.1		1.25	V
RI	Input resistance			1		MΩ
Small signal bandwidth				300		kHz
CI	Input capacitance			100		pF
<b>Temperature Coefficients</b>						
Offset drift				0		ppm of FSR/°C
Gain drift		With external reference		50		ppm of FSR/°C
		With internal reference		50		ppm of FSR/°C
Reference voltage drift				20		ppm/°C

(1) Measured differentially through 50 Ω to AGND.

(2) Nominal full-scale current, IOUTFS, equals 32x the IBIAS current.

(3) The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5662 device. The upper limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and intergral nonlinearity.

(4) Use an external buffer amplifier with high impedance input to drive any external load.

## ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA, f<sub>DATA</sub> = 200 MSPS, f<sub>OUT</sub> = 1 MHz, independent gain set mode (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Power Supply</b>						
AVDD	Analog supply voltage		3	3.3	3.6	V
DVDD	Digital supply voltage		3	3.3	3.6	V
I <sub>AVDD</sub>	Supply current, analog	Including output current through load resistor		75	90	mA
		Sleep mode with clock		2.5	6	mA
		Sleep mode without clock		2.5		mA
I <sub>DVDD</sub>	Supply current, digital			25	38	mA
		Sleep mode with clock		12.5	18	mA
		Sleep mode without clock		<10		μA
Power dissipation				330	390	mW
		Sleep mode without clock		15		
		f <sub>DATA</sub> = 275 MSPS, f <sub>OUT</sub> = 20 MHz		350		
APSRR	Power supply rejection ratio		-0.2		0.2	%FSR/V
DPSRR			-0.2		0.2	
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

### ELECTRICAL CHARACTERISTICS

AC specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUFSS = 20 mA, independent gain set mode, differential 1:1 impedance ratio transformer coupled output, 50-Ω doubly terminated load (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Analog Output</b>						
f <sub>clk</sub>	Maximum output update rate <sup>(1)</sup>		275			MSPS
t <sub>s</sub>	Output settling time to 0.1% (DAC)	Mid-scale transition		20		ns
t <sub>r</sub>	Output rise time 10% to 90% (OUT)			1.4		ns
t <sub>f</sub>	Output fall time 90% to 10% (OUT)			1.5		ns
Output noise		IOU <sub>FS</sub> = 20 mA		55		pA/√Hz
		IOU <sub>FS</sub> = 2 mA		30		pA/√Hz
<b>AC Linearity</b>						
SFDR	Spurious free dynamic range	1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 50 MSPS, f <sub>OUT</sub> = 1 MHz, IOU <sub>FS</sub> = 0 dB		81		dBc
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 50 MSPS, f <sub>OUT</sub> = 1 MHz, IOU <sub>FS</sub> = -6 dB		83		
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 50 MSPS, f <sub>OUT</sub> = 1 MHz, IOU <sub>FS</sub> = -12 dB		81		
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 5 MHz		85		
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 20 MHz		78		
		1st Nyquist zone, T <sub>MIN</sub> to T <sub>MAX</sub> , f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 20 MHz	66	71		
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 41 MHz		68		
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 275 MSPS, f <sub>OUT</sub> = 20 MHz		72		
SNR	Signal-to-noise ratio	1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 5 MHz		73		dB
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 20 MHz		67		
ACLR	Adjacent channel leakage ratio	W-CDMA signal with 3.84-MHz Bandwidth, f <sub>DATA</sub> = 61.44 MSPS, IF = 15.360 MHz		70		dB
		W-CDMA signal with 3.84-MHz Bandwidth, f <sub>DATA</sub> = 122.88 MSPS, IF = 30.72 MHz		70		
IMD3	Third-order two-tone intermodulation	Each tone at -6 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 45.4 and 46.4 MHz		62		dBc
		Each tone at -6 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 15.1 and 16.1 MHz		78		
IMD	Four-tone intermodulation	Each tone at -12 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 15.6, 15.8, 16.2, and 16.4 MHz		77		dBc
		Each tone at -12 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 165 MSPS, f <sub>OUT</sub> = 68.8, 69.6, 71.2, and 72.0 MHz		56		
		Each tone at -12 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 165 MSPS, f <sub>OUT</sub> = 19.0, 19.1, 19.3, and 19.4 MHz		74		
Channel isolation		T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 165 MSPS, f <sub>OUT</sub> (CH1) = 20 MHz, f <sub>OUT</sub> (CH2) = 21 MHz		97		dBc

(1) Specified by design and bench characterization. Not production tested.

## ELECTRICAL CHARACTERISTICS

Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Digital Input</b>						
V <sub>IH</sub>	High-level input voltage		2		3.3	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
I <sub>IH</sub>	High-level input current			50		μA
I <sub>IL</sub>	Low-level input current			10		μA
I <sub>IH(GSET)</sub>	High-level input current, GSET pin			7		μA
I <sub>IL(GSET)</sub>	Low-level input current, GSET pin			-30		μA
I <sub>IH(MODE)</sub>	High-level input current, MODE pin			-30		μA
I <sub>IL(MODE)</sub>	Low-level input current, MODE pin			-80		μA
C <sub>I</sub>	Input capacitance			5		pF

## SWITCHING CHARACTERISTICS

Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Timing - Dual Bus Mode</b>						
t <sub>SU</sub>	Input setup time		1			ns
t <sub>H</sub>	Input hold time		1			ns
t <sub>LPH</sub>	Input clock pulse high time			2		ns
t <sub>LAT</sub>	Clock latency (WRTA/B to outputs)		4		4	clk
t <sub>PD</sub>	Propagation delay time			1.5		ns
<b>Timing - Single Bus Interleaved Mode</b>						
t <sub>SU</sub>	Input setup time			0.5		ns
t <sub>H</sub>	Input hold time			0.5		ns
t <sub>LAT</sub>	Clock latency (WRTA/B to outputs)		4		4	clk
t <sub>PD</sub>	Propagation delay time			1.5		ns

### TYPICAL CHARACTERISTICS

#### INTEGRAL NONLINEARITY vs INPUT CODE




Figure 2.

#### DIFFERENTIAL NONLINEARITY vs INPUT CODE




Figure 3.

TYPICAL CHARACTERISTICS (continued)




Figure 4.

G003




Figure 5.

G004




Figure 6.

G005




Figure 7.

G006

TYPICAL CHARACTERISTICS (continued)




Figure 8.




Figure 9.




Figure 10.






Figure 11.

TYPICAL CHARACTERISTICS (continued)




G011

Figure 12.




G012

Figure 13.



G013

Figure 14.



G014

Figure 15.

## Digital Inputs and Timing

### Digital Inputs

The data input ports of the DAC5662 accept a standard positive coding with data bit D11 being the most significant bit (MSB). The converter outputs support a clock rate of up to 275 MSPS. The best performance will typically be achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Similarly, the setup and hold times may be chosen within their specified limits.

All digital inputs of the DAC5662 are CMOS compatible. Figure 16 and Figure 17 show schematics of the equivalent CMOS digital inputs of the DAC5662. The pullup and pulldown circuitry is approximately equivalent to 100kΩ. The 12-bit digital data input follows the offset positive binary coding scheme. The DAC5662 is designed to operate with a digital supply (DVDD) of 3 V to 3.6 V.




Figure 16. CMOS/TTL Digital Equivalent Input With Internal Pulldown Resistor




Figure 17. CMOS/TTL Digital Equivalent Input With Internal Pullup Resistor

### Input Interfaces

The DAC5662 features two operating modes selected by the MODE pin, as shown in Table 1.

- For dual-bus input mode, the device essentially consists of two separate DACs. Each DAC has its own separate data input bus, clock input, and data write signal (data latch-in).
- In single-bus interleaved mode, the data should be presented interleaved at the I-channel input bus. The Q-channel input bus is not used in this mode. The clock and write input are now shared by both DACs.


**Table 1. Operating Modes**

MODE PIN	Mode pin connected to DGND	Mode pin connected to DVDD
Bus input	Single-bus interleaved mode, clock and write input equal for both DACs	Dual-bus mode, DACs operate independently

### Dual-Bus Data Interface and Timing

In dual-bus mode, the MODE pin is connected to DVDD. The two converter channels within the DAC5662 consist of two independent, 12-bit, parallel data ports. Each DAC channel is controlled by its own set of write (WRTA, WRTB) and clock (CLKA, CLKB) lines. The WRT lines control the channel input latches and the CLK lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRT line

The internal data transfer requires a correct sequence of write and clock inputs, since essentially two clock domains having equal periods (but possibly different phases) are input to the DAC5662. This is defined by a minimum requirement of the time between the rising edge of the clock and the rising edge of the write inputs. This essentially implies that the rising edge of CLK must occur at the same time or before the rising edge of the WRT signal. A minimum delay of 2 ns should be maintained if the rising edge of the clock occurs after the rising edge of the write. Note that these conditions are satisfied when the clock and write inputs are connected externally. Note that all specifications were measured with the WRT and CLK lines connected together.



**Figure 18. Dual Bus Mode Operation**

### Single-Bus Interleaved Data Interface and Timing

In single-bus interleaved mode, the MODE pin is connected to DGND. Figure 19 shows the timing diagram. In interleaved mode, the I- and Q-channels share the write input (WRTIQ) and update clock (CLKIQ and internal CLKDACIQ). Multiplexing logic directs the input word at the I-channel input bus to either the I-channel input latch (SELECTIQ is high) or to the Q-channel input latch (SELECTIQ is low). When SELECTIQ is high, the data value in the Q-channel latch is retained by presenting the latch output data to its input again. When SELECTIQ is low, the data value in the I-channel latch is retained by presenting the latch output data to its input.

In interleaved mode, the I-channel input data rate is twice the update rate of the DAC core. As in dual-bus mode, it is important to maintain a correct sequence of write and clock inputs. The edge-triggered flip-flops latch the I- and Q-channel input words on the rising edge of the write input (WRTIQ). This data is presented to the I- and Q-DAC latches on the following falling edge of the write inputs. The DAC5662 clock input is divided by a factor of two before it is presented to the DAC latches.

Correct pairing of the I- and Q-channel data is done by RESETIQ. In interleaved mode, the clock input CLKIQ is divided by two, which would translate to a non-deterministic relation between the rising edges of the CLKIQ and CLKDACIQ. RESETIQ ensures, however, that the correct position of the rising edge of CLKDACIQ with respect to the data at the input of the DAC latch is determined. CLKDACIQ is disabled (low) when RESETIQ is high.




Figure 19. Single-Bus Interleaved Mode Operation

## APPLICATION INFORMATION

### Theory of Operation

The architecture of the DAC5662 uses a current steering technique to enable fast switching and high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20 mA. An internal decoder addresses the differential current switches each time the DAC is updated and a corresponding output current is formed by steering all currents to either output summing node, IOUT1 and IOUT2. The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and double the peak-to-peak output signal swing by a factor of two, compared to single-ended operation.

The segmented architecture results in a significant reduction of the glitch energy, improves the dynamic performance (SFDR), and DNL. The current outputs maintain a high output impedance of greater than 300 kΩ.

When GSET is high (one resistor mode), the full-scale output current for both DACs is determined by the ratio of the internal reference voltage (1.2 V) and an external resistor RSET connected to BIASJ\_A. When GSET is low (two resistor mode), the full-scale output current for each DACs is determined by the ratio of the internal reference voltage (1.2 V) and separate external resistors RSET connected to BIASJ\_A and BIASJ\_B. The resulting IREF is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2 mA to 20 mA, depending on the value of RSET.

The DAC5662 is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section comprises the current source array with its associated switches, and the reference circuitry.

### DAC Transfer Function

Each of the DACs in the DAC5662 has a set of complementary current outputs, IOUT1 and IOUT2. The full-scale output current, IOUTFS, is the summation of the two complementary output currents:

$$I_{OUTFS} = I_{OUT1} + I_{OUT2} \quad (1)$$

The individual output currents depend on the DAC code and can be expressed as:

$$I_{OUT1} = I_{OUTFS} \times \left( \frac{\text{Code}}{4096} \right) \quad (2)$$

$$I_{OUT2} = I_{OUTFS} \times \left( \frac{4095 - \text{Code}}{4096} \right) \quad (3)$$

where Code is the decimal representation of the DAC data input word. Additionally, IOUTFS is a function of the reference current IREF, which is determined by the reference voltage and the external setting resistor (RSET).

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}} \quad (4)$$

In most cases, the complementary outputs drive resistive loads or a terminated transformer. A signal voltage develops at each output according to:

$$V_{OUT1} = I_{OUT1} \times R_{LOAD} \quad (5)$$

$$V_{OUT2} = I_{OUT2} \times R_{LOAD} \quad (6)$$

The value of the load resistance is limited by the output compliance specification of the DAC5662. To maintain specified linearity performance, the voltage for IOUT1 and IOUT2 should not exceed the maximum allowable compliance range.



The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground converts the output current into a ground-referenced voltage signal. To improve on the dc linearity by maintaining a virtual ground, an I-to-V or op-amp configuration may be considered.

### Differential With Transformer

Using an RF transformer provides a convenient way of converting the differential output signal into a single-ended signal while achieving excellent dynamic performance. The appropriate transformer should be carefully selected based on the output frequency spectrum and impedance requirements.

The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio) the transformer can be used to provide optimum impedance matching while controlling the compliance voltage for the converter outputs.

Figure 21 and Figure 22 show 50-Ω doubly terminated transformer configurations with 1:1 and 4:1 impedance ratios, respectively. Note that the center tap of the primary input of the transformer has to be grounded to enable a dc-current flow. Applying a 20-mA full-scale output current would lead to a 0.5-V<sub>PP</sub> output for a 1:1 transformer and a 1-V<sub>PP</sub> output for a 4:1 transformer. In general, the 1:1 transformer configuration will have slightly better output distortion, but the 4:1 transformer will have 6 dB higher output power.




Figure 21. Driving a Doubly Terminated 50-Ω Cable Using a 1:1 Impedance Ratio Transformer




Figure 22. Driving a Doubly Terminated 50-Ω Cable Using a 4:1 Impedance Ratio Transformer

## Single-Ended Configuration

Figure 23 shows the single-ended output configuration, where the output current  $I_{OUT1}$  flows into an equivalent load resistance of  $25\ \Omega$ . Node IOUT2 should be connected to AGND or terminated with a resistor of  $25\ \Omega$  to AGND. The nominal resistor load of  $25\ \Omega$  gives a differential output swing of  $1\ V_{PP}$  when applying a 20-mA full-scale output current.




Figure 23. Driving a Doubly Terminated 50- $\Omega$  Cable Using a Single-Ended Output

## Reference Operation

### Internal Reference

The DAC5662 has an on-chip reference circuit which comprises a 1.2-V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current,  $I_{OUTFS}$ , of the DAC5662 is determined by the reference voltage,  $V_{REF}$ , and the value of resistor  $R_{SET}$ .  $I_{OUTFS}$  can be calculated by:

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}} \quad (9)$$

The reference control amplifier operates as a V-to-I converter producing a reference current,  $I_{REF}$ , which is determined by the ratio of  $V_{REF}$  and  $R_{SET}$  (see Equation 9). The full-scale output current,  $I_{OUTFS}$ , results from multiplying  $I_{REF}$  by a fixed factor of 32.

Using the internal reference, a 2-k $\Omega$  resistor value results in a full-scale output of approximately 20 mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20 mA down to 2 mA. Operating the DAC5662 at lower than 20-mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition.

It is recommended to bypass the EXTIO pin with a ceramic chip capacitor of 0.1  $\mu$ F or more. The control amplifier is internally compensated and its small signal bandwidth is approximately 300 kHz.

### External Reference

The internal reference can be disabled by simply applying an external reference voltage into the EXTIO pin, which in this case functions as an input. The use of an external reference may be considered for applications that require higher accuracy and drift performance or to add the ability of dynamic gain control.

While a 0.1- $\mu$ F capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, EXTIO, has a high input impedance (1 M $\Omega$ ) and can easily be driven by various sources. Note that the voltage range of the external reference should stay within the compliance range of the reference input.

## Gain Setting Option

The full-scale output current on the DAC5662 can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be low (i.e. connected to AGND). In this mode, two external resistors are required — one RSET connected to the BIASJ\_A pin (pin 44) and the other to the BIASJ\_B pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path.

Alternatively, bringing the GSET pin high (i.e. connected to AVDD), the DAC5662 switches into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external RSET resistor connected to the BIASJ\_A pin. The resistor at the BIASJ\_B pin may be removed, however this is not required since this pin is not functional in this mode and the resistor has no effect on the gain equation.

## Sleep Mode

The DAC5662 features a power-down function which can be used to reduce the total supply current to less than 3.5 mA over the specified supply range if no clock is present. Applying a logic high to the SLEEP pin initiates the power-down mode, while a logic low enables normal operation. When left unconnected, an internal active pulldown circuit enables the normal operation of the converter.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC5662IPFB	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5662I	<a href="#">Samples</a>
DAC5662IPFBR	ACTIVE	TQFP	PFB	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5662I	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF DAC5662 :**



- Enhanced Product: [DAC5662-EP](#)

## NOTE: Qualified Version Definitions:


- Enhanced Product - Supports Defense, Aerospace and Medical Applications

**TAPE AND REEL INFORMATION**

**REEL DIMENSIONS**



**TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**TAPE AND REEL INFORMATION**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC5662IPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC5662IPFBR	TQFP	PFB	48	1000	367.0	367.0	38.0


PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-026

PFB (S-PQFP-G48)



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated