### Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
- Data Sheet Describes Mode 0 Operation
  Medium-voltage and Standard-voltage Operation
- $2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
- Extended Temperature Range -40°C to +125°C
- 5.0 MHz Clock Rate
- 8-byte Page Mode
- Block Write Protection
  - Protect 1/4, 1/2, or Entire Array
- Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-timed Write Cycle (10 ms max)
- w.Data high Reliability
  - Endurance: One Million Write Cycles
  - Data Retention: 100 Years
  - 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead TSSOP Packages

### Description


The AT25010A/020A/040A provides 1024/2048/4096 bits of serial electrically-erasable programmable read-only memory (EEPROM) organized as 128/256/512 words of 8 bits each. The device is optimized for use in many automotive applications where low-power and low-voltage operation are essential. The AT25010A/020A/040A is available in space-saving 8-pin PDIP, 8-lead JEDEC SOIC and 8-lead TSSOP packages.

The AT25010A/020A/040A is enabled through the Chip Select pin ( $\overline{CS}$ ) and accessed via a three-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate erase cycle is required before write.

Block write protection is enabled by programming the status register with one of four blocks of write protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware data protection is provided via the WP pin to protect against inadvertent write attempts. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.

### Table 1. Pin Configurations

| Pin Name | Function              |
|----------|-----------------------|
| CS       | Chip Select           |
| SCK      | Serial Data Clock     |
| SI       | Serial Data Input     |
| SO       | Serial Data Output    |
| GND      | Ground                |
| VCC      | Power Supply          |
| WP       | Write Protect         |
| HOLD     | Suspends Serial Input |







SPI Serial Extended Temperature EEPROMs 1K (128 x 8) 2K (256 x 8) 4K (512 x 8)

# AT25010A AT25020A AT25040A

5087B-SEEPR-1/05




### **Absolute Maximum Ratings\***

| Operating Temperature55°C to +125°C                       |
|---|
| Storage Temperature65°C to +150°C                         |
| Voltage on Any Pin<br>with Respect to Ground1.0V to +7.0V |
| Maximum Operating Voltage 6.25V                           |
| DC Output Current 5.0 mA                                  |

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Figure 1. Block Diagram



<sup>2</sup> AT25010A/020A/040A

### Table 2. Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_{AE} = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +5.0V$  (unless otherwise noted)

| Symbol           | Test Conditions                           | Мах | Units | Conditions     |
|------------------|---|-----|-------|----------------|
| C <sub>OUT</sub> | Output Capacitance (SO)                   | 8   | pF    | $V_{OUT} = 0V$ |
| C <sub>IN</sub>  | Input Capacitance (CS, SCK, SI, WP, HOLD) | 6   | pF    | $V_{IN} = 0V$  |

Note: 1. This parameter is characterized and is not 100% tested.

### Table 3. DC Characteristics

Applicable over recommended operating range from:  $T_{AE} = -40^{\circ}C$  to  $+125^{\circ}C$ .  $V_{CC} = +2.7V$  to +5.5V

| Symbol                          | Parameter           | Test Condition                                  |  | Min                   | Max                   | Units |
|---------------------------------|---------------------|---|--|-----------------------|-----------------------|-------|
| Vcct1U.com                      | Supply Voltage      |   |  |                       | 5.5                   | V     |
| I <sub>CC1</sub>                | Supply Current      | V <sub>CC</sub> = 5.0V at 1 MHz,                | SO = Open, Read  |                       | 3.0                   | mA    |
| I <sub>CC2</sub>                | Supply Current      | V <sub>CC</sub> = 5.0V at 2 MHz,<br>Read, Write | V <sub>CC</sub> = 5.0V at 2 MHz, SO = Open,                |                       | 6.0                   | mA    |
| I <sub>CC3</sub>                | Supply Current      | V <sub>CC</sub> = 5.0V at 5 MHz,<br>Read, Write | / <sub>CC</sub> = 5.0V at 5 MHz, SO = Open,<br>Read, Write |                       | 6.0                   | mA    |
| I <sub>SB1</sub> <sup>(1)</sup> | Standby Current     | V <sub>CC</sub> = 2.7V                          | $\overline{\text{CS}} = \text{V}_{\text{CC}}$              |                       | 3.0                   | μA    |
| I <sub>SB2</sub> <sup>(1)</sup> | Standby Current     | V <sub>CC</sub> = 5.0V                          | $\overline{\text{CS}} = \text{V}_{\text{CC}}$              |                       | 5.0                   | μA    |
| IIL                             | Input Leakage       | $V_{IN} = 0V$ to $V_{CC}$                       | $V_{IN} = 0V$ to $V_{CC}$                                  |                       | 3.0                   | μA    |
| I <sub>OL</sub>                 | Output Leakage      | $V_{IN} = 0V$ to $V_{CC}$                       | $V_{IN} = 0V$ to $V_{CC}$                                  |                       | 3.0                   | μA    |
| V <sub>IL</sub> <sup>(2)</sup>  | Input Low Voltage   |   |  | -0.6                  | V <sub>CC</sub> x 0.3 | V     |
| V <sub>IH</sub> <sup>(2)</sup>  | Input High Voltage  |   |  | V <sub>CC</sub> x 0.7 | V <sub>CC</sub> + 0.5 | V     |
| V <sub>OL1</sub>                | Output Low Voltage  |   | I <sub>OL</sub> = 2.0 mA                                   |                       | 0.4                   | V     |
| V <sub>OH1</sub>                | Output High Voltage | $3.6V \le V_{CC} \le 5.5V$                      | I <sub>OH</sub> = -1.0 mA                                  | $V_{\rm CC} - 0.8$    |                       | V     |
| V <sub>OL2</sub>                | Output Low Voltage  |   | I <sub>OL</sub> = 0.15 mA                                  |                       | 0.2                   | V     |
| V <sub>OH2</sub>                | Output High Voltage | $2.7V \le V_{CC} \le 3.6V$                      | I <sub>OH</sub> = -100 μA                                  | V <sub>CC</sub> - 0.2 |                       | V     |

Note: 1. Worst case measured at 125°C

2.  $V_{IL}\,min$  and  $V_{IH}\,max$  are reference only and are not tested.





#### Table 4. AC Characteristics

Applicable over recommended operating range from  $T_{AE} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = As$  Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

| Symbol                   | Parameter             | Voltage | Min | Max | Units        |
|--------------------------|-----------------------|---------|-----|-----|--------------|
| f <sub>scк</sub>         | SCK Clock Frequency   | 2.7–5.5 | 0   | 5.0 | MHz          |
| t <sub>RI</sub>          | Input Rise Time       | 2.7–5.5 |     | 2   | μs           |
| t <sub>FI</sub>          | Input Fall Time       | 2.7–5.5 |     | 2   | μs           |
| t <sub>wH</sub>          | SCK High Time         | 2.7–5.5 | 40  |     | ns           |
| t <sub>wL</sub>          | SCK Low Time          | 2.7–5.5 | 40  |     | ns           |
| Street4U.com             | CS High Time          | 2.7–5.5 | 80  |     | ns           |
| t <sub>css</sub>         | CS Setup Time         | 2.7–5.5 | 80  |     | ns           |
| t <sub>CSH</sub>         | CS Hold Time          | 2.7–5.5 | 80  |     | ns           |
| t <sub>su</sub>          | Data In Setup Time    | 2.7–5.5 | 5   |     | ns           |
| t <sub>H</sub>           | Data In Hold Time     | 2.7–5.5 | 20  |     | ns           |
| t <sub>HD</sub>          | Hold Setup Time       | 2.7–5.5 | 40  |     |              |
| t <sub>CD</sub>          | Hold Hold Time        | 2.7–5.5 | 40  |     | ns           |
| t <sub>v</sub>           | Output Valid          | 2.7–5.5 | 0   | 40  | ns           |
| t <sub>HO</sub>          | Output Hold Time      | 2.7–5.5 | 0   |     | ns           |
| t <sub>LZ</sub>          | Hold to Output Low Z  | 2.7–5.5 | 0   | 40  | ns           |
| t <sub>HZ</sub>          | Hold to Output High Z | 2.7–5.5 |     | 80  | ns           |
| t <sub>DIS</sub>         | Output Disable Time   | 2.7–5.5 |     | 80  | ns           |
| t <sub>wc</sub>          | Write Cycle Time      | 2.7–5.5 |     | 5   | ms           |
| Endurance <sup>(1)</sup> | 5.0V, 25°C, Page Mode |         | 1M  |     | Write Cycles |

Note: 1. This parameter is characterized and is not 100% tested.

# Serial Interface Description

MASTER: The device that generates the serial clock.

**SLAVE:** Because the serial clock pin (SCK) is always an input, the AT25010A/020A/040A always operates as a slave.

**TRANSMITTER/RECEIVER:** The AT25010A/020A/040A has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

**SERIAL OP-CODE:** After the device is selected with  $\overline{CS}$  going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed. The op-code also contains address bit A8 in both the Read and Write instructions.

**INVALID OP-CODE:** If an invalid op-code is received, no data will be shifted into the AT25010A/020A/040A, and the serial output pin (SO) will remain in a high impedance state until the falling edge of  $\overline{CS}$  is detected again. This will reinitialize the serial communication.

**CHIP SELECT:** The AT25010A/020A/040A is selected when the  $\overline{CS}$  pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state.


**HOLD:** The HOLD pin is used in conjunction with the  $\overline{CS}$  pin to select the AT25010A/020A/040A. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.

**WRITE PROTECT:** The write protect pin ( $\overline{WP}$ ) will allow normal read/write operations when held high. When the WP pin is brought low, all write operations are inhibited.  $\overline{WP}$  going low while  $\overline{CS}$  is still low will interrupt a write to the AT25010A/020A/040A. If the internal write cycle has already been initiated,  $\overline{WP}$  going low will have no effect on any write operation.





Figure 2. SPI Serial Interface



ww.DataSheet4U.com

# Functional Description

The AT25010A/020A/040A is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6805 and 68HC11 series of microcontrollers.

The AT25010A/020A/040A utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 5. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low CS transition.

| Instruction Name | Instruction Format | Operation                   |  |  |  |
|------------------|--------------------|-----------------------------|--|--|--|
| WREN             | 0000 X110          | Set Write Enable Latch      |  |  |  |
| WRDI             | 0000 X100          | Reset Write Enable Latch    |  |  |  |
| RDSR             | 0000 X101          | Read Status Register        |  |  |  |
| WRSR             | 0000 X001          | Write Status Register       |  |  |  |
| READ             | 0000 A011          | Read Data from Memory Array |  |  |  |
| WRITE            | 0000 A010          | Write Data to Memory Array  |  |  |  |

| Tabla 5  | Instruction Set for the | AT25010A/020A/040A                  |
|----------|-------------------------|-------------------------------------|
| Table 5. | instruction Set for the | 3 A 1 2 3 U 1 U A/ U Z U A/ U 4 U A |

Note: "A" represents MSB address bit A8.

**WRITE ENABLE (WREN):** The device will power up in the write disable state when  $V_{CC}$  is applied. All programming instructions must therefore be preceded by a Write Enable instruction. The  $\overline{WP}$  pin must be held high during a WREN instruction.

**WRITE DISABLE (WRDI):** To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the  $\overline{WP}$  pin.

**READ STATUS REGISTER (RDSR):** The Read Status Register instruction provides access to the status register. The READY/BUSY and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the block write protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

Table 6. Status Register Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| Х     | Х     | Х     | Х     | BP1   | BP0   | WEN   | RDY   |

Table 7. Read Status Register Bit Definition

| Bit  | Definition  |  |  |  |
|--|---|--|--|--|
| Bit 0 (RDY)  | Bit $0 = "0"$ ( $\overline{RDY}$ ) indicates the device is ready. Bit $0 = "1"$ indicates the write cycle is in progress. |  |  |  |
| Bit 1 (WEN)  | Bit 1= "0" indicates the device is not write-enabled. Bit 1 = "1" indicates the device is write-enabled.                  |  |  |  |
| Bit 2 (BP0)  | See Table 8 on page 8.  |  |  |  |
| Bit 3 (BP1)  | See Table 8 on page 8.  |  |  |  |
| Bits 4 – 6 are "0"s when device is not in an internal write cycle. |   |  |  |  |
| Bits 0 – 7 are "1"   | Bits 0 – 7 are "1"s during an internal write cycle.   |  |  |  |

WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25010A/020A/040A is divided into four array segments. One-quarter, one-half, or all of the memory segments can be protected. Any of



www.DataSheet4LL.com



the data within any selected segment will therefore be read only. The block write protection levels and corresponding status register control bits are shown in Table 8.

Bits BP0 and BP1 are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g., WREN,  $t_{WC}$ , RDSR).

|         | Status Register Bits |     | Array Addresses Protected |          |          |
|---------|----------------------|-----|---------------------------|----------|----------|
| Level   | BP1                  | BP0 | AT25010A                  | AT25020A | AT25040A |
| 0       | 0                    | 0   | None                      | None     | None     |
| 1 (1/4) | 0                    | 1   | 60-7F                     | C0-FF    | 180-1FF  |
| 2 (1/2) | 1                    | 0   | 40-7F                     | 80-FF    | 100-1FF  |
| 3 (All) | 1                    | 1   | 00-7F                     | 00-FF    | 000-1FF  |

Table 8. Block Write Protect Bits

**READ SEQUENCE (READ):** Reading the AT25010A/020A/040A via the serial output (SO) pin requires the following sequence. After the  $\overline{CS}$  line is pulled low to select a device, the read op-code (including A8) is transmitted via the SI line followed by the byte address to be read (A7–A0). Upon completion, any data on the SI line will be ignored. The data (D7–D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the  $\overline{CS}$  line should be driven high after the data comes out. The read sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address, allowing the entire memory to be read in one continuous read cycle.

**WRITE SEQUENCE (WRITE):** In order to program the AT25010A/020A/040A, the Write Protect (WP) pin must be held high and two separate instructions must be executed. First, the device *must be write enabled* via the WREN instruction. Then a write (WRITE) instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block write protection level. During an internal write cycle, all commands will be ignored except the RDSR instruction.

A write instruction requires the following sequence. After the  $\overline{CS}$  line is pulled low to select the device, the WRITE op-code (including A8) is transmitted via the SI line followed by the byte address (A7–A0) and the data (D7–D0) to be programmed. Programming will start after the  $\overline{CS}$  pin is brought high. The low-to-high transition of the  $\overline{CS}$  pin must occur during the SCK low-time immediately after clocking in the D0 (LSB) data bit.


The READY/BUSY status of the device can be determined by initiating a read status register (RDSR) instruction. If Bit 0 = "1", the write cycle is still in progress. If Bit 0 = "0", the write cycle has ended. Only the RDSR instruction is enabled during the write programming cycle.


The AT25010A/020A/040A is capable of an 8-byte page write operation. After each byte of data is received, the three low-order address bits are internally incremented by one; the six high-order bits of the address will remain constant. If more than eight bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25010A/020A/040A is automatically returned to the write disable state at the completion of a write cycle.

**NOTE:** If the  $\overline{WP}$  pin is brought low or if the device is not write enabled (WREN), the device will ignore the Write instruction and will return to the standby state when  $\overline{CS}$  is brought high. A new  $\overline{CS}$  falling edge is required to reinitiate the serial communication.


vww.DataSheet4U.com

### **Timing Diagrams**






### Figure 4. WREN Timing





### Figure 5. WRDI Timing


















### AT25010A Ordering Information

| Ordering Code      | Package | Operation Range        |
|--------------------|---------|------------------------|
| AT25010A-10PE-2.7  | 8P3     | Extended Temperature   |
| AT25010AN-10SE-2.7 | 8S1     | (–40°C to 125°C)       |
| AT25010A-10PQ-2.7  | 8P3     | Lead-free/Halogen-free |
| AT25010A-10TQ-2.7  | 8A2     | Extended Temperature   |
| AT25010AN-10SQ-2.7 | 8S1     | (–40°C to 125°C)       |

ww.DataSheet4U.com

|      | Package Type  |  |  |  |
|------|---|--|--|--|
| 8P3  | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)           |  |  |  |
| 8S1  | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |  |  |  |
| 8A2  | 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)    |  |  |  |
|      | Options   |  |  |  |
| -2.7 | Low Voltage (2.7V to 5.5V)  |  |  |  |

## 12 AT25010A/020A/040A

### AT25020A Ordering Information

| Ordering Code      | Package | Operation Range        |
|--------------------|---------|------------------------|
| AT25020A-10PE-2.7  | 8P3     | Extended Temperature   |
| AT25020AN-10SE-2.7 | 8S1     | (-40°C to 125°C)       |
| AT25020A-10PQ-2.7  | 8P3     | Lead-free/Halogen-free |
| AT25020A-10TQ-2.7  | 8A2     | Extended Temperature   |
| AT25020AN-10SQ-2.7 | 8S1     | (–40°C to 125°C)       |

ww.DataSheet4U.com

| Package Type |   |  |
|--------------|---|--|
| 8P3          | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)           |  |
| 8S1          | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |  |
| 8A2          | 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)    |  |
| Options      |   |  |
| -2.7         | Low Voltage (2.7V to 5.5V)  |  |





### AT25040A Ordering Information

| Ordering Code      | Package | Operation Range        |
|--------------------|---------|------------------------|
| AT25040A-10PE-2.7  | 8P3     | Extended Temperature   |
| AT25040AN-10SE-2.7 | 8S1     | (-40°C to 125°C)       |
| AT25040A-10PQ-2.7  | 8P3     | Lead-free/Halogen-free |
| AT25040A-10TQ-2.7  | 8A2     | Extended Temperature   |
| AT25040AN-10SQ-2.7 | 8S1     | (–40°C to 125°C)       |


ww.DataSheet4U.com

|         | Package Type  |  |  |
|---------|---|--|--|
| 8P3     | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)           |  |  |
| 8S1     | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |  |  |
| 8A2     | 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)    |  |  |
| Options |   |  |  |
| -2.7    | Low Voltage (2.7V to 5.5V)  |  |  |

# 14 AT25010A/020A/040A

### **Packaging Information**











### 8S1 – JEDEC SOIC



### 8A2 – TSSOP







### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

*Memory* 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

*Literature Requests* www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT of THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2004. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof are registered trademarks and Everywhere You Are<sup>SM</sup> is a trademark of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.



5087B-SEEPR-1/05 www.DataSheet4U.com