# CY8C24123, CY8C24223, and CY8C24423



#### **Features**

#### ■ Powerful Harvard Architecture Processor

- M8C Processor Speeds to 24 MHz
- 8x8 Multiply, 32-Bit Accumulate
- ☐ Low Power at High Speed
- □ 3.0 to 5.25 V Operating Voltage
- Operating Voltages Down to 1.0V Using On-Chip Switch Mode Pump (SMP)
- ☐ Industrial Temperature Range: -40°C to +85°C

#### Advanced Peripherals (PSoC Blocks)

- ☐ 6 Rail-to-Rail Analog PSoC Blocks Provide:
  - Up to 14-Bit ADCs
  - Up to 8-Bit DACs
  - Programmable Gain Amplifiers
  - Programmable Filters and Comparators
- 4 Digital PSoC Blocks Provide:
  - 8- to 32-Bit Timers, Counters, and PWMs
  - CRC and PRS Modules
  - Full-Duplex UART
  - Multiple SPI™ Masters or Slaves
  - Connectable to all GPIO Pins
- □ Complex Peripherals by Combining Blocks

#### ■ Precision, Programmable Clocking

- ☐ Internal ±2.5% 24/48 MHz Oscillator
- High-Accuracy 24 MHz with Optional 32 kHz Crystal and PLL
- Optional External Oscillator, up to 24 MHz
- □ Internal Oscillator for Watchdog and Sleep

#### **■** Flexible On-Chip Memory

- 4K Bytes Flash Program Storage 50,000 Erase/Write Cycles
- 256 Bytes SRAM Data Storage
- □ In-System Serial Programming (ISSP™)
- ☐ Partial Flash Undates
- Flexible Protection Modes
- □ EEPROM Emulation in Flash

#### ■ Programmable Pin Configurations


- 25 mA Sink on all GPIO
- Pull up, Pull down, High Z, Strong, or Open Drain Drive Modes on all GPIO
- ☐ Up to 10 Analog Inputs on GPIO
- Two 30 mA Analog Outputs on GPIO
- ☐ Configurable Interrupt on all GPIO

#### ■ Additional System Resources

- □ I<sup>2</sup>C<sup>™</sup> Slave, Master, and Multi-Master to 400 kHz
- □ Watchdog and Sleep Timers
- ☐ User-Configurable Low Voltage Detection
- □ Integrated Supervisory Circuit
- ☐ On-Chip Precision Voltage Reference

#### **■** Complete Development Tools

- □ Free Development Software (PSoC<sup>TM</sup> Designer)
- Full-Featured, In-Circuit Emulator and Programmer
- □ Full Speed Emulation
- ☐ Complex Breakpoint Structure
- ☐ 128K Bytes Trace Memory



### **PSoC™** Functional Overview

The PSoC™ family consists of many *Mixed Signal Array with On-Chip Controller* devices. These devices are designed to replace multiple traditional MCU-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture allows the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated on the left, is comprised of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global busing allows all the device resources to be combined into a complete custom system. The PSoC CY8C24x23 family can have up to three IO ports that connect to the global digital and analog interconnects, providing access to 4 digital blocks and 6 analog blocks.

#### The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture micro-

processor. The CPU utilizes an interrupt controller with 11 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).


Memory encompasses 4 KB of Flash for program storage, 256 bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 2.5% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

### The Digital System

The Digital System is composed of 4 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.



**Digital System Block Diagram** 

Digital peripheral configurations include those listed below.

- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity (up to 1)
- SPI master and slave (up to 1)
- I2C slave and master (1 available as a System Resource)
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA (up to 1)
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.


Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled "PSoC Device Characteristics" on page 3.

### The Analog System

The Analog System is composed of 6 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 2, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2 and 4 pole band-pass, low-pass, and notch)
- Amplifiers (up to 2, with selectable gain to 48x)
- Instrumentation amplifiers (1 with selectable gain to 93x)
- Comparators (up to 2, with 16 selectable thresholds)
- DACs (up to 2, with 6- to 9-bit resolution)
- Multiplying DACs (up to 2, with 6- to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a Core Resource)
- 1.3V reference (as a System Resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks. The number of blocks is dependant on the device family which is detailed in the table titled "PSoC Device Characteristics" on page 3.



Analog System Block Diagram

#### Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset. Brief statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math as well as digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.

#### **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 3 analog blocks. The following table lists the resources available for specific PSoC device groups.

**PSoC Device Characteristics** 

PSoC Part Number	Digital IO	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks
CY8C29x66	up to 64	4	16	12	4	4	12
CY8C27x66	up to 44	2	8	12	4	4	12
CY8C27x43	up to 44	2	8	12	4	4	12
CY8C24x23	up to 24	1	4	12	2	2	6
CY8C22x13	up to 16	1	4	8	1	1	3

## **Getting Started**

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, reference the PSoC<sup>TM</sup> Mixed Signal Array Technical Reference Manual.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at http://www.cypress.com/psoc.

### **Development Kits**

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store at <a href="http://www.onfulfillment.com/cypressstore/">http://www.onfulfillment.com/cypressstore/</a> contains development kits, C compilers, and all accessories for PSoC development. Click on *PSoC (Programmable System-on-Chip)* to view a current list of available items.

#### Tele-Training

Free PSoC "Tele-training" is available for beginners and taught by a live marketing or application engineer over the phone. Five training classes are available to accelerate the learning curve including introduction, designing, debugging, advanced design, advanced analog, as well as application-specific classes covering topics like PSoC and the LIN bus. For days and times of the tele-training, see <a href="http://www.cypress.com/support/training.cfm">http://www.cypress.com/support/training.cfm</a>.

#### Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to the following Cypress support web site: http://www.cypress.com/support/cypros.cfm.

## **Technical Support**

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

## **Application Notes**


A long list of application notes will assist you in every aspect of your design effort. To locate the PSoC application notes, go to http://www.cypress.com/design/results.cfm.

## **Development Tools**

The Cypress MicroSystems PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows 98, Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.



**PSoC Designer Subsystems** 

#### **PSoC Designer Software Subsystems**

#### Device Editor

The Device Editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

PSoC Designer sets up power-on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It's also possible to change the selected components and regenerate the framework.

#### Design Browser

The Design Browser allows users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader.

#### Application Editor

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

**Assembler.** The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compiler.** A C language compiler is available that supports Cypress MicroSystems' PSoC family devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

#### Hardware Tools

#### In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of the parallel or USB port. The base unit is universal and will operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.



**PSoC Development Tool Kit** 

# User Modules and the PSoC Development Process

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses and to the IO pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk of having to select a different part to meet the final design requirements.


To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides highlevel functions to control and respond to hardware events at run-time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a pictorial environment (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures

the device to your specification and provides the high-level user module API functions.



**User Module and Source Code Development Flows** 

The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a ROM file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the ROM image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

#### **Document Conventions**

#### Acronyms Used

The following table lists the acronyms that are used in this document.

	Acronym	Description
	AC	alternating current
	ADC	analog-to-digital converter
	API	application programming interface
	CPU	central processing unit
	CT	continuous time
D-4-01	DAC	digital-to-analog converter
www.DataSh	DC 40.COM	direct current
	EEPROM	electrically erasable programmable read-only memory
	FSR	full scale range
	GPIO	general purpose IO
	Ю	input/output
	IPOR	imprecise power on reset
	LSb	least-significant bit
	LVD	low voltage detect
	MSb	most-significant bit
	PC	program counter
	POR	power on reset
	PPOR	precision power on reset
	PSoC™	Programmable System-on-Chip
	PWM	pulse width modulator
	RAM	random access memory
	ROM	read only memory
	SC	switched capacitor
	SMP	switch mode pump

#### Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 3-1 on page 15 lists all the abbreviations used to measure the PSoC devices.

#### **Numeric Naming**

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexidecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

#### **Table of Contents**

For an in depth discussion and more information on your PSoC device, obtain the *PSoC Mixed Signal Array Technical Reference Manual*. This document encompasses and is organized into the following chapters and sections.

1.	Pin	Information	8
	1.1	Pinouts	8
		1.1.1 8-Pin Part Pinout	8
		1.1.2 20-Pin Part Pinout	9
		1.1.3 28-Pin Part Pinout	10
		1.1.4 32-Pin Part Pinout	11
2.	Reg	ister Reference	12
	2.1	Register Conventions	
		2.1.1 Abbreviations Used	
	2.2	Register Mapping Tables	12
3.	Elec	trical Specifications	15
	3.1	Absolute Maximum Ratings	16
	3.2	Operating Temperature	
	3.3	DC Electrical Characteristics	
		3.3.1 DC Chip-Level Specifications	
		3.3.2 DC General Purpose IO Specifications	
		3.3.3 DC Operational Amplifier Specifications	
		3.3.4 DC Analog Output Buffer Specifications	
		3.3.5 DC Switch Mode Pump Specifications	
		3.3.6 DC Analog Reference Specifications	
		3.3.7 DC Analog PSoC Block Specifications	
		3.3.8 DC POR and LVD Specifications	
		3.3.9 DC Programming Specifications	
	3.4	AC Electrical Characteristics	
		3.4.1 AC Chip-Level Specifications	
		3.4.2 AC General Purpose IO Specifications	
		3.4.3 AC Operational Amplifier Specifications	
		3.4.4 AC Digital Block Specifications	
		3.4.5 AC Analog Output Buffer Specifications	
		3.4.6 AC External Clock Specifications	
		3.4.7 AC Programming Specifications	
		3.4.8 AC I2C Specifications	
4.		kaging Information	
	4.1	Packaging Dimensions	
	4.2	Thermal Impedances	
	4.3	Capacitance on Crystal Pins	
5.		ering Information	
	5.1	Ordering Code Definitions	
6.	Sale	es and Company Information	
	6.1	Revision History	
	6.2	Copyrights	42

# 1. Pin Information



This chapter describes, lists, and illustrates the CY8C24x23 PSoC device pins and pinout configurations.

#### 1.1 Pinouts

The CY8C24x23 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.


#### 1.1.1 8-Pin Part Pinout

Table 1-1. 8-Pin Part Pinout (PDIP, SOIC)

Pin	Ту	ре	Pin	Description
No.	Digital	Analog	Name	Description
1	Ю	Ю	P0[5]	Analog column mux input and column output.
2	Ю	Ю	P0[3]	Analog column mux input and column output.
3	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
4	Pov	wer	Vss	Ground connection.
5	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
6	Ю	1	P0[2]	Analog column mux input.
7	Ю	I	P0[4]	Analog column mux input.
8	Pov	wer	Vdd	Supply voltage.

**LEGEND**: A = Analog, I = Input, and O = Output.

#### CY8C24123 8-Pin PSoC Device



CY8C24x23 Final Data Sheet 1. Pin Information


#### 1.1.2 20-Pin Part Pinout

Table 1-2. 20-Pin Part Pinout (PDIP, SSOP, SOIC)

	т.			_			
Pin		ре	Pin	Description			
No.	Digital	Analog	Name	, , , , , , , , , , , , , , , , , , ,			
1	Ю	I	P0[7]	Analog column mux input.			
2	Ю	10	P0[5]	Analog column mux input and column output.			
3	Ю	10	P0[3]	Analog column mux input and column output.			
4	Ю	ı	P0[1]	Analog column mux input.			
5	Po	wer	SMP	Switch Mode Pump (SMP) connection to external components required.			
6	10		P1[7]	I2C Serial Clock (SCL)			
7	Ю		P1[5]	I2C Serial Data (SDA)			
8	Ю		P1[3]				
et4	J.c <b>lO</b> n		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)			
10	Po	wer	Vss	Ground connection.			
11	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)			
12	Ю		P1[2]				
13	Ю		P1[4]	Optional External Clock Input (EXTCLK)			
14	Ю		P1[6]				
15	Inp	out	XRES	Active high external reset with internal pull down.			
16	Ю	I	P0[0]	Analog column mux input.			
17	Ю	I	P0[2]	Analog column mux input.			
18	Ю	I	P0[4]	Analog column mux input.			
19	Ю	ı	P0[6]	Analog column mux input.			
20	Po	wer	Vdd	Supply voltage.			

 $\textbf{LEGEND} \text{: } A = Analog, \ I = Input, \ and \ O = Output.$ 

#### CY8C24223 20-Pin PSoC Device



CY8C24x23 Final Data Sheet 1. Pin Information


#### 1.1.3 28-Pin Part Pinout

Table 1-3. 28-Pin Part Pinout (PDIP, SSOP, SOIC)

	Pin	Ту	pe	Pin	Description
	No.	Digital	Analog	Name	Description
	1	Ю	- 1	P0[7]	Analog column mux input.
	2	Ю	Ю	P0[5]	Analog column mux input and column output.
	3	Ю	Ю	P0[3]	Analog column mux input and column output.
	4	Ю	I	P0[1]	Analog column mux input.
	5	Ю		P2[7]	
	6	0		P2[5]	
	7	Ю	I	P2[3]	Direct switched capacitor block input.
	8	Ю	1	P2[1]	Direct switched capacitor block input.
www.DataSh	9 reet4	Pov U.com	wer	SMP	Switch Mode Pump (SMP) connection to external components required.
WW.Dataol	10	Ю		P1[7]	I2C Serial Clock (SCL)
	11	Ю		P1[5]	I2C Serial Data (SDA)
	12	Ю		P1[3]	
	13	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
	14	Power		Vss	Ground connection.
	15	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
	16	Ю		P1[2]	
	17	Ю		P1[4]	Optional External Clock Input (EXTCLK)
	18	Ю		P1[6]	
	19	Inp	out	XRES	Active high external reset with internal pull down.
	20	Ю	1	P2[0]	Direct switched capacitor block input.
	21	Ю	1	P2[2]	Direct switched capacitor block input.
	22	Ю		P2[4]	External Analog Ground (AGND)
	23	Ю		P2[6]	External Voltage Reference (VRef)
	24	Ю	ı	P0[0]	Analog column mux input.
	25	Ю	I	P0[2]	Analog column mux input.
	26	Ю	- 1	P0[4]	Analog column mux input.
	27	Ю	I	P0[6]	Analog column mux input.
	28	Pov	wer	Vdd	Supply voltage.

 $\textbf{LEGEND}\text{: }A = Analog, \ I = Input, \ and \ O = Output.$ 

#### CY8C24423 28-Pin PSoC Device



CY8C24x23 Final Data Sheet 1. Pin Information


#### 1.1.4 32-Pin Part Pinout

Table 1-4. 32-Pin Part Pinout (MLF\*)

	Pin	Ту	ре	Pin	
	No.	Digital	Analog	Name	Description
	1	Ю		P2[7]	
	2	Ю		P2[5]	
	3	Ю	ı	P2[3]	Direct switched capacitor block input.
	4	Ю	ı	P2[1]	Direct switched capacitor block input.
	5	Po	wer	Vss	Ground connection.
	6	Power		SMP	Switch Mode Pump (SMP) connection to external components required.
	7	Ю		P1[7]	I2C Serial Clock (SCL)
	8	Ю		P1[5]	I2C Serial Data (SDA)
www.DataSl	et4	U.com		NC	No connection. Do not use.
	10	Ю		P1[3]	
	11	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
	12	Po	wer	Vss	Ground connection.
	13	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
	14	Ю		P1[2]	
	15	Ю		P1[4]	Optional External Clock Input (EXTCLK)
	16			NC	No connection. Do not use.
	17	Ю		P1[6]	
	18	Inj	out	XRES	Active high external reset with internal pull down.
	19	Ю	ı	P2[0]	Direct switched capacitor block input.
	20	Ю	1	P2[2]	Direct switched capacitor block input.
	21	Ю		P2[4]	External Analog Ground (AGND)
	22	Ю		P2[6]	External Voltage Reference (VRef)
	23	Ю	I	P0[0]	Analog column mux input.
	24	Ю	ı	P0[2]	Analog column mux input.
	25			NC	No connection. Do not use.
	26	0	ı	P0[4]	Analog column mux input.
	27	0	ı	P0[6]	Analog column mux input.
	28	Po	wer	Vdd	Supply voltage.
	29	0	ı	P0[7]	Analog column mux input.
	30	Ю	Ю	P0[5]	Analog column mux input and column output.
	31	Ю	Ю	P0[3]	Analog column mux input and column output.
	32	0	ı	P0[1]	Analog column mux input.

 $\textbf{LEGEND} \text{: } A = Analog, \ I = Input, \ and \ O = Output.$ 

#### CY8C24423 PSoC Device



 $<sup>^{\</sup>star}$  The MLF package has a center pad that must be connected to the same ground as the Vss pin.

# 2. Register Reference



This chapter lists the registers of the CY8C27xxx PSoC device by way of mapping tables, in offset order. For detailed register information, reference the PSoC<sup>TM</sup> Mixed Signal Array Technical Reference Manual.

# 2.1 Register Conventions

#### 2.1.1 Abbreviations Used

The register conventions specific to this section are listed in the following table.

Convention	Description
RW	Read and write register or bit(s)
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

# 2.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is also referred to as IO space and is broken into two parts. The XOI bit in the Flag register determines which bank the user is currently in. When the XOI bit is set, the user is said to be in the "extended" address space or the "configuration" registers.

**Note** In the following register mapping tables, blank fields are Reserved and should not be accessed.

CY8C24x23 Final Data Sheet 2. Register Reference

# Register Map Bank 0 Table: User Space

PRTODE   00   RW	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRTOB_S  02	PRT0DR	00	RW				ASC10CR0		RW		C0	
PRTODM2												
PRTIDE												
PRTISE   05												
PRT10S												
PRT1DM2												
PRT2DR   09   RW												
PRT2IE							7.02 110110					
PRT2DM2												
	PRT2GS	0A	RW		4A			8A			CA	
DE	PRT2DM2	0B	RW		4B							
OF	leet4U.com				4C							
OF												
10												
11							40000000		DVA			
12												
13				-								-
14												-
15												
16												
17		_								I2C_CFG		RW
19									RW		D7	#
1A		18			58			98		I2C_DR	D8	RW
1B		19			59			99			D9	#
1C												
1D										INT_CLR1		RW
TE												
1F										_		
DBB00DR0				-			-			INI_MSK3		RVV
DBB00DR1         21         W         61         A1         INT_MSK1         E1         RW           DBB00DR2         22         RW         62         A2         INT_VC         E2         RC           DBB00DR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DBB01DR1         24         #         CMP_CR0         64         #         A4         DEC_DH         E4         RC           DBB01DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E5         RC           DBB01CR0         27         #         67         A7         DEC_CR1         E7         RW           DCB02DR1         29         W         69         A8         MUL_X         E8         W           DCB02DR2         2A         RW         6A         AA         AA         MUL_DH         EA         R           DCB03DR0         2C         #         6B         AB         AB         MUL_DL	DBB00DB0		#	AMX IN		RW/	1			INT MSKO		RW/
DBB00DR2         22         RW         62         A2         INT_VC         E2         RC           DBB00DR0         23         #         ARF_CR         63         RW         A3         RES_WDT         E3         W           DBB01DR0         24         #         CMP_CR0         64         #         A4         DEC_DH         E4         RC           DBB01DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E7         RW           DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR1         E7         RW           DBB01DR2         28         #         68         A8         A8         MUL_X         E8         W           DCB02DR1         29         W         69         A9         MUL_Y         E9         W           DCB03DR1         29         W         68         A8         AB         MUL_DL         EB         R           DCB03DR1         20         W         6D <td></td> <td></td> <td></td> <td>744777</td> <td></td> <td>1000</td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td>				744777		1000					_	
DBB01DR0         24         #         CMP_CR0         64         #         A4         DEC_DH         E4         RC           DBB01DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR0         E6         RW           DBB01CR0         27         #         67         A7         DEC_CR1         E7         RW           DCB02DR0         28         #         68         A8         MUL_X         E8         W           DCB02DR1         29         W         69         A9         MUL_Y         E9         W           DCB02DR2         2A         RW         6A         AA         AA         MUL_DH         EA         R           DCB02DR0         2B         #         6B         AB         MB         MUL_DH         EA         R           DCB03DR0         2C         #         6C         AC         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6E         AE         AE         ACC_DR3										_		
DBB01DR1         25         W         ASY_CR         65         #         A5         DEC_DL         E5         RC           DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR0         E6         RW           DBB01CR0         27         #         67         A7         DEC_CR1         E7         RW           DCB02DR0         28         #         68         A8         MUL_X         E8         W           DCB02DR1         29         W         69         A9         MUL_Y         E9         W           DCB02DR2         2A         RW         6A         AA         AA         MUL_DH         EA         R           DCB03DR0         2C         #         6C         AC         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6E         AB         AB         MUL_DL         EB         R           DCB03DR2         2E         RW         6E         AC         ACC_DR1         EC         RW           DCB03CR0         2F         #         6F         AF         AF         ACC_DR2         EF         RW		23	#	ARF_CR		RW				_	E3	
DBB01DR2         26         RW         CMP_CR1         66         RW         A6         DEC_CR0         E6         RW           DBB01CR0         27         #         67         A7         DEC_CR1         E7         RW           DCB02DR0         28         #         68         A8         MUL_X         E8         W           DCB02DR1         29         W         69         A9         MUL_Y         E9         W           DCB02DR2         2A         RW         6A         AA         AA         MUL_DL         EB         R           DCB02DR0         2B         #         6B         AB         MUL_DL         EB         R           DCB03DR0         2C         #         6C         AC         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6E         AE         AE         ACC_DR0         ED         RW           DCB03DR1         2D         W         6E         AE         AE         ACC_DR0         ED         RW           DCB03DR1         2D         W         6E         AE         AE         ACC_DR0         ED         RW	DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01CR0         27         #         67         A7         DEC_CR1         E7         RW           DCB02DR0         28         #         68         A8         MUL_X         E8         W           DCB02DR1         29         W         69         A9         MUL_Y         E9         W           DCB02DR2         2A         RW         6A         AA         MUL_DH         EA         R           DCB02CR0         2B         #         6B         B         AB         MUL_DL         EB         R           DCB03DR0         2C         #         6C         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6D         AD         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AF         AC         ACC_DR3         EE         RW           DCB03DR2         2F         #         6F         AF         AF         ACC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         AF         ACC_DR3         EF         RW           31         ACB00CR3         70	DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DCB02DR0         28         #         68         A8         MULX         E8         W           DCB02DR1         29         W         69         A9         MULY         E9         W           DCB02DR2         2A         RW         6A         AA         AA         MUL_Y         E9         W           DCB02CR0         2B         #         6B         AB         AB         MUL_DL         EB         R           DCB03DR0         2C         #         6C         AC         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6E         AE         AC_DR2         ED         RW           DCB03DR2         2E         RW         6E         AE         AC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         AC_DR2         EF         RW           DCB03CR0         2F         #         6F         AF         AC_DR2         EF         RW           DCB03CR0         2F         #         6F         AC_BURCH         BO         RW         F0         RW           31         ACB00CR1         72         R	DBB01DR2	26	RW	CMP_CR1	66	RW				_	E6	
DCB02DR1         29         W         69         A9         MUL_Y         E9         W           DCB02DR2         2A         RW         6A         AA         AA         MUL_DH         EA         R           DCB02CR0         2B         #         6B         AB         AB         MUL_DL         EB         R           DCB03DR0         2C         #         6C         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6D         AD         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AE         AE         ACC_DR3         EE         RW           DCB03GR0         2F         #         6F         AF         ACC_DR3         EE         RW           DCB03GR0         2F         #         6F         AF         ACC_DR3         EE         RW           DCB03GR0         2F         #         6F         AF         ACC_DR3         EF         RW           DCB03GR0         2F         #         6F         ACB00CR3         70         RW         RDIORI         B0         RW         F0         F0         F0		1								_		
DCB02DR2         2A         RW         6A         AA         MUL_DH         EA         R           DCB02CR0         2B         #         6B         AB         AB         MUL_DL         EB         R           DCB03DR0         2C         #         6C         AC         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6D         AD         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AE         ACC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         ACC_DR2         EF         RW           DCB03CR0         2F         #         6F         AF         ACC_DR2         EF         RW           DCB03CR0         2F         #         6F         ACB00CR3         70         RW         RDIORI         B0         RW         F0         F1         F1         F1         F1         F1         F1         F1         F1         F1         F2         F2         F2         F2										_		
DCB02CR0         2B         #         6B         AB         MUL_DL         EB         R           DCB03DR0         2C         #         6C         AC         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6D         AD         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AE         AC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         AC_DR2         EF         RW           30         ACB00CR3         70         RW         RDIORI         B0         RW         FO         ACC_DR2         EF         RW           31         ACB00CR3         70         RW         RDIORI         B0         RW         F0         F1         F1         F1         F1         F1         F2         RW         F0         F2         RW         F0         F2         <												
DCB03DR0         2C         #         6C         AC         AC         ACC_DR1         EC         RW           DCB03DR1         2D         W         6D         AD         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AE         ACC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         AF         ACC_DR2         EF         RW           30         ACB00CR3         70         RW         RDIORI         B0         RW         F0           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1           32         ACB00CR1         72         RW         RDIOSYN         B1         RW         F2           33         ACB00CR2         73         RW         RDIOLTO         B3         RW         F2           34         ACB01CR3         74         RW         RDIOLT1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F6           37         ACB01CR2         77         RW         R										_		
DCB03DR1         2D         W         6D         AD         ACC_DR0         ED         RW           DCB03DR2         2E         RW         6E         AE         AE         ACC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         AF         ACC_DR2         EF         RW           30         ACB00CR3         70         RW         RDIORI         B0         RW         F0           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F2           33         ACB01CR2         73         RW         RDIOLT0         B3         RW         F3           34         ACB01CR3         74         RW         RDIORO1         B5         RW         F4           35         ACB01CR0         75         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         RDIORO1         B6         RW         F6           38         78         8         88         88		1		-			-			_		
DCB03DR2         2E         RW         6E         AE         AE         ACC_DR3         EE         RW           DCB03CR0         2F         #         6F         AF         AF         ACC_DR2         EF         RW           30         ACB00CR3         70         RW         RDIORI         B0         RW         F0           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F2           33         ACB00CR2         73         RW         RDIOLT0         B3         RW         F3           34         ACB01CR3         74         RW         RDIORO0         B5         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         79         B9         F9         F8		_		1			1					
DCB03CR0         2F         #         6F         RW         RDIORI         B0         RW         F0           30         ACB00CR3         70         RW         RDIORI         B0         RW         F0           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F2           33         ACB00CR2         73         RW         RDIOLT0         B3         RW         F3           34         ACB01CR3         74         RW         RDIORO0         B5         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         B8         F8         F8           39         79         B9         F9         F9           3A         7A         B												
30										_		
31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F2           33         ACB00CR2         73         RW         RDIOLT0         B3         RW         F3           34         ACB01CR3         74         RW         RDIOLT1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         B8         F8           39         79         B9         F9           3A         7A         BA         BA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC         BC         FC           3D         7D         BD         BD         FD         F				ACB00CR3		RW	RDI0RI		RW			<del></del>
32         ACB00CR1         72         RW         RDIOIS         B2         RW         F2           33         ACB00CR2         73         RW         RDIOLT0         B3         RW         F3           34         ACB01CR3         74         RW         RDIOLT1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         F8         F8           39         79         B9         F9         F9           3A         7A         BA         BA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC         FD           3D         7D         BD         FD         FD												
34         ACB01CR3         74         RW         RDIOLT1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         B8         F8           39         79         B9         F9           3A         7A         BA         BA         FA           3B         7B         BB         FB         FB           3C         7C         BC         FC         FC           3D         7D         BD         FD         FD           3E         7E         FE         FE         CPU_SCR1         FE         #		32				RW	RDI0IS		RW			
35         ACB01CR0         75         RW         RDI0RO0         B5         RW         F5           36         ACB01CR1         76         RW         RDI0RO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         F8         F8           39         79         B9         F9         F9           3A         7A         BA         FA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC           3D         7D         BD         FD           3E         FB         FB         CPU_SCR1         FE		33			73	RW		В3				
36         ACB01CR1         76         RW         RDI0RO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         F8         F8           39         79         B9         F9         F9           3A         7A         BA         FA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC           3D         7D         BD         FD           3E         7E         BE         CPU_SCR1         FE         #		_										
37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         F8           39         79         B9         F9           3A         7A         BA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC           3D         7D         BD         FD           3E         7E         BE         CPU_SCR1         FE         #												
38     78     B8     F8       39     79     B9     F9       3A     7A     BA     FA       3B     7B     BB     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #							RDI0RO1		RW			
39     79     B9     F9       3A     7A     BA     FA       3B     7B     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #				ACB01CR2		RW				CPU_F		RL
3A     7A     BA     FA       3B     7B     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #							1					
3B         7B         BB         FB           3C         7C         BC         FC           3D         7D         BD         FD           3E         7E         BE         CPU_SCR1         FE         #							<b>!</b>					
3C         7C         BC         FC           3D         7D         BD         FD           3E         7E         BE         CPU_SCR1         FE         #				<del>                                     </del>			<del>                                     </del>					
3D 7D BD FD 3E CPU_SCR1 FE #				1			1					<del>                                     </del>
3E 7E BE CPU_SCR1 FE #				1			1					<del>                                     </del>
										CPU SCR1		#
				1			1					

CY8C24x23 Final Data Sheet 2. Register Reference

# Register Map Bank 1 Table: Configuration Space

PRTDDMM	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRTOICE   02	PRT0DM0	00			40							
PRTICIDID   03   RW												
PRTIDMO												
PRTIDIM   05												
FRT1ICD												
PRTIZION   08												
PRT2DMO												
PRT2ICD							7.02					
PRT2IC1   OB			RW									
Decomposition   Color	PRT2IC0	0A	RW		4A			8A			CA	
DE	PRT2IC1	0B	RW					8B			СВ	
DE	neet4U.com											
OF												
10												
11				-			4 CD00 CD0		DW	ODL O IN		DW.
12											_	
13												
14					_							
15										ODI_L_OO	_	1000
16												
18												
19		17			57		ASC21CR3	97	RW		D7	
1A		18			58			98			D8	
The color of the		19			59			99			D9	
1C												
1D												
1E												
1F												
DBB00FN   20										_		
DBB00IN	DRROOFN		D\//	CLK CBU		ÐΜ						
DBB00OU   22   RW										_		
DBB01FN   24   RW										_		
DBB01FN         24         RW         64         A4         VLT_CMP         E4         R           DBB01IN         25         RW         65         A5         A5         E5         BB01OU         E6         RW         AA6         E6         BB01OU         E6         RW         AA6         E6         BC										_		
DBB01OU   26	DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DCB02FN   28   RW	DBB01IN	25	RW		65			A5			E5	
DCB02FN         28         RW         68         A8         IMO_TR         E8         W           DCB02IN         29         RW         69         A9         ILO_TR         E9         W           DCB02OU         2A         RW         6A         AA         BDG_TR         EA         RW           DCB03FN         2B         6B         AB         ECO_TR         EB         W           DCB03FN         2C         RW         6C         AC         EC         EC           DCB03FN         2C         RW         6D         AD         EC         EC           DCB03GN         2D         RW         6E         AE         EC         EC           DCB03GN         2D         RW         6E         AE         AE         EE         ED         D	DBB01OU	26	RW	_	66	RW		A6			E6	
DCB02IN         29         RW         69         A9         ILO_TR         E9         W           DCB02OU         2A         RW         6A         AA         AA         BDG_TR         EA         RW           DCB03FN         2C         RW         6C         AC         AC         EC         DCB03IN         ED         EC         DCB03IN         ED         AD         ED         ED         DCB03IN         ED         AD         ED         EC         DCB03IN         ED         AD         ED         ED         DCB03IN         ED         AD         ED         ED         DCB03IN         ED         AD         ED         ED         DCB03IN         ED         AD         ED         AD         ED         DCB03IN         ED         MD         AD         ED         AD         ED         AD         ED         DCB03IN         ED         AD         AD         ED         AD         ED         AD         ED         AD         AD         ED         AD         AD         ED         AD         AD <t< td=""><td></td><td></td><td></td><td>ALT_CR0</td><td></td><td>RW</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>				ALT_CR0		RW						
DCB02OU         2A         RW         6A         AA         BDG_TR         EA         RW           2B         6B         6B         AB         ECO_TR         EB         W           DCB03FN         2C         RW         6C         AC         AC         EC           DCB03IN         2D         RW         6D         AD         ED         ED           DCB03OU         2E         RW         6E         AF         EE         EE           2F         6F         AF         AF         EF         EF           30         ACB00CR3         70         RW         RDIORI         B0         RW         F0           31         ACB00CR3         70         RW         RDIOSYN         B1         RW         F1         F1           32         ACB00CR1         72         RW         RDIOSYN         B1         RW         F2           33         ACB00CR2         73         RW         RDIOLTO         B3         RW         F3           34         ACB01CR3         74         RW         RDIOROO         B5         RW         F4           35         ACB01CR1         76         RW												
2B         6B         AB         ECO_TR         EB         W           DCB03FN         2C         RW         6C         AC         AC         EC           DCB03IN         2D         RW         6D         AD         ED         ED           DCB03OU         2E         RW         6E         AE         EE         EE           2F         6F         AF         AF         EF         F0         AF         EF           30         ACB00CR3         70         RW         RDIORI         BO         RW         F0         BD         F0										_		
DCB03FN         2C         RW         6C         AC         AC         EC           DCB03IN         2D         RW         6D         AD         ED         ED           DCB03OU         2E         RW         6E         AE         AE         EE           2F         6F         AF         AF         EF         FO           30         ACB00CR3         70         RW         RDIORI         B0         RW         F0           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F2           33         ACB01CR2         73         RW         RDIOLT0         B3         RW         F3           34         ACB01CR3         74         RW         RDIORO0         B5         RW         F5           35         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         79         B9         B9 <td>DCB02OU</td> <td></td> <td>RW</td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td></td>	DCB02OU		RW	-						_		
DCB03IN         2D         RW         6D         AD         AD         ED           DCB03OU         2E         RW         6E         AE         AE         EE           2F         6F         6F         AF         AF         EF           30         ACB00CR3         70         RW         RDIORI         B0         RW         F0           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F2           33         ACB00CR2         73         RW         RDIOLT0         B3         RW         F3           34         ACB01CR3         74         RW         RDIORO0         B5         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         79	DCBOSEN		D\A/							ECO_IR		VV
DCB03OU         2E         RW         6E         AE         AE         EE           2F         6F         6F         AF         EF         FO           30         ACB00CR3         70         RW         RDIORI         B0         RW         FO           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F2           33         ACB00CR2         73         RW         RDIOLTO         B3         RW         F3           34         ACB01CR3         74         RW         RDIORO1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F6           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         B8         F8         F8           39         79         BB         BB <td></td>												
2F         6F         RW         RDIORI         BO         RW         FO           30         ACB00CR3         70         RW         RDIORI         BO         RW         FO           31         ACB00CR0         71         RW         RDIOSYN         B1         RW         F1           32         ACB00CR1         72         RW         RDIOIS         B2         RW         F2           33         ACB00CR2         73         RW         RDIOLT0         B3         RW         F3           34         ACB01CR3         74         RW         RDIORO1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         F8         F8           39         79         B9         F9         F9           3A         7A         BA         BB         FB												
30	202000											
32         ACB00CR1         72         RW         RDIOIS         B2         RW         F2           33         ACB00CR2         73         RW         RDIOLT0         B3         RW         F3           34         ACB01CR3         74         RW         RDIOLT1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         B8         F8         F8           39         79         B9         F9         F9           3A         7A         BA         BA         FA           3B         7B         BB         BB         FB           3C         7C         BC         BC         FC           3D         7D         BB         CPU_SCR1         FE         #				ACB00CR3		RW	RDI0RI		RW			
33       ACB00CR2       73       RW       RDIOLTO       B3       RW       F3         34       ACB01CR3       74       RW       RDIOLT1       B4       RW       F4         35       ACB01CR0       75       RW       RDIORO0       B5       RW       F5         36       ACB01CR1       76       RW       RDIORO1       B6       RW       F6         37       ACB01CR2       77       RW       B7       CPU_F       F7       RL         38       78       B8       B8       F8         39       79       B9       F9         3A       7A       BA       BA       FA         3B       7B       BB       FB       FB         3C       7C       BC       FC       BC       FC         3D       7D       BD       BD       CPU_SCR1       FE       #						RW	RDI0SYN		RW			
34     ACB01CR3     74     RW     RDIOLT1     B4     RW     F4       35     ACB01CR0     75     RW     RDIORO0     B5     RW     F5       36     ACB01CR1     76     RW     RDIORO1     B6     RW     F6       37     ACB01CR2     77     RW     B7     CPU_F     F7     RL       38     78     B8     F8       39     79     B9     F9       3A     7A     BA     BA     FA       3B     7B     BB     FB     FB       3C     7C     BC     FC     FC       3D     7D     BD     FD     FD       3E     7E     FB     FB     CPU_SCR1     FE     #		32				RW		B2	RW		F2	
35         ACB01CR0         75         RW         RDI0RO0         B5         RW         F5           36         ACB01CR1         76         RW         RDI0RO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         B8         F8         F8           39         79         B9         F9         F9           3A         7A         BA         BA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC         FC           3D         7D         BD         BC         CPU_SCR1         FE         #												
36     ACB01CR1     76     RW     RDI0RO1     B6     RW     F6       37     ACB01CR2     77     RW     B7     CPU_F     F7     RL       38     78     B8     F8       39     79     B9     F9       3A     7A     BA     FA       3B     7B     BB     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #												
37     ACB01CR2     77     RW     B7     CPU_F     F7     RL       38     78     B8     F8       39     79     B9     F9       3A     7A     BA     FA       3B     7B     BB     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #												
38     78     B8     F8       39     79     B9     F9       3A     7A     BA     FA       3B     7B     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #							RDI0RO1		RW	0511.5		
39     79     B9     F9       3A     7A     BA     FA       3B     7B     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #				ACB01CR2		RW				CPU_F		RL
3A     7A     BA     FA       3B     7B     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #												
3B     7B     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #												
3C         7C         BC         FC           3D         7D         BD         FD           3E         7E         BE         CPU_SCR1         FE         #												
3D 7D BD FD FD 3E CPU_SCR1 FE #												
3E 7E BE CPU_SCR1 FE #												
										CPU_SCR1		#

# 3. Electrical Specifications



This chapter presents the DC and AC electrical specifications of the CY8C24x23 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/psoc.

Specifications are valid for  $-40^{o}C \le T_{A} \le 85^{o}C$  and  $T_{J} \le 100^{o}C$ , except where noted. Specifications for devices running at greater than 12 MHz are valid for  $-40^{o}C \le T_{A} \le 70^{o}C$  and  $T_{J} \le 82^{o}C$ .




Figure 3-1. Voltage versus Operating Frequency

The following table lists the units of measure that are used in this chapter.

Table 3-1: Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	micro watts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nano ampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	Ω	ohm
MHz	megahertz	pA	pico ampere
MΩ	megaohm	pF	pico farad
μΑ	micro ampere	pp	peak-to-peak
μF	micro farad	ppm	parts per million
μН	micro henry	ps	picosecond
μs	microsecond	sps	samples per second
μV	micro volts	σ	sigma: one standard deviation
μVrms	micro volts root-mean-square	V	volts

# 3.1 Absolute Maximum Ratings

Table 3-2. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage Temperature	-55	_	+100	°C	Higher storage temperatures will reduce data retention time.
T <sub>A</sub>	Ambient Temperature with Power Applied	-40	-	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	_	+6.0	V	
V <sub>IO</sub>	DC Input Voltage	Vss - 0.5	-	Vdd + 0.5	V	
_	DC Voltage Applied to Tri-state	Vss - 0.5	-	Vdd + 0.5	V	
I <sub>MIO</sub>	Maximum Current into any Port Pin	-25	_	+50	mA	
I <sub>MAIO</sub>	Maximum Current into any Port Pin Configured as Analog Driver	-50	_	+50	mA	
_	Static Discharge Voltage	2000	-	-	V	
n <u>e</u> et4U.co	Latch-up Current	-	-	200	mA	

# 3.2 Operating Temperature

**Table 3-3. Operating Temperature** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient Temperature	-40	_	+85	°C	
TJ	Junction Temperature	-40	_	+100		The temperature rise from ambient to junction is package specific. See "Thermal Impedances" on page 40. The user must limit the power consumption to comply with this requirement.

#### 3.3 DC Electrical Characteristics

## 3.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

Table 3-4. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	3.00	_	5.25	V	
I <sub>DD</sub>	Supply Current	_	5	8	mA	Conditions are Vdd = 5.0V, 25 °C, CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz.
hret4U.com	Supply Current	_	3.3	6.0	mA	Conditions are Vdd = 3.3V, $T_A$ = 25 °C, CPU = 3 MHz, 48 MHz = Disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz.
I <sub>SB</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT. <sup>a</sup>	-	3	6.5	μΑ	Conditions are with internal slow speed oscillator, Vdd = 3.3V, -40 $^{\circ}$ C <= $T_A$ <= 55 $^{\circ}$ C.
I <sub>SBH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temperature. <sup>a</sup>	-	4	25	μΑ	Conditions are with internal slow speed oscillator, Vdd = $3.3$ V, $55$ $^{o}$ C < $T_{A}$ <= $85$ $^{o}$ C.
I <sub>SBXTL</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal. <sup>a</sup>	-	4	7.5	μΑ	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. Vdd = 3.3V, -40 $^{o}$ C <= T <sub>A</sub> <= 55 $^{o}$ C.
I <sub>SBXTLH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal at high temperature. <sup>a</sup>	_	5	26	μΑ	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. Vdd = 3.3 V, 55 °C < T <sub>A</sub> <= 85 °C.
$V_{REF}$	Reference Voltage (Bandgap)	1.275	1.3	1.325	V	Trimmed for appropriate Vdd.

a. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions enabled.

### 3.3.2 DC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

Table 3-5. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull up Resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull down Resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High Output Level	Vdd - 1.0	_	_	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (80 mA maximum combined IOH budget)
V <sub>OL</sub>	Low Output Level	_	_	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (150 mA maximum combined IOL budget)
V <sub>IL</sub>	Input Low Level	_	-	0.8	V	Vdd = 3.0 to 5.25
V <sub>IH</sub>	Input High Level	2.1	-		V	Vdd = 3.0 to 5.25
V <sub>H</sub>	Input Hysterisis	_	60	-	mV	
I <sub>IL</sub>	Input Leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive Load on Pins as Input	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

## 3.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

**Table 3-6. 5V DC Operational Amplifier Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value) Low Power	-	1.6	10	mV	
	Input Offset Voltage (absolute value) Mid Power	-	1.3	8	mV	
	Input Offset Voltage (absolute value) High Power	-	1.2	7.5	mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	_	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pA	Gross tested to 1 μA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V <sub>CMOA</sub>	Common Mode Voltage Range	0.0	_	Vdd	V	The common-mode input voltage range is mea-
	Common Mode Voltage Range (high power or high opamp bias)	0.5	_	Vdd - 0.5		sured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open Loop Gain		-	-	dB	Specification is applicable at high power. For all
	Power = Low	60				other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium	60				opamp bias), minimum is 60 db.
	Power = High	80				
V <sub>OHIGHOA</sub>	High Output Voltage Swing (worst case internal load)					
	Power = Low	Vdd - 0.2	-	-	V	
	Power = Medium	Vdd - 0.2	-	-	V	
	Power = High	Vdd - 0.5	-	-	V	
$V_{OLOWOA}$	Low Output Voltage Swing (worst case internal load)					
	Power = Low	_	-	0.2	V	
	Power = Medium	-	-	0.2	V	
	Power = High	-	-	0.5	V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer)					
	Power = Low	-	150	200	μΑ	
	Power = Low, Opamp Bias = High	-	300	400	μΑ	
	Power = Medium	_	600	800	μΑ	
	Power = Medium, Opamp Bias = High	-	1200	1600	μΑ	
	Power = High	-	2400	3200	μΑ	
	Power = High, Opamp Bias = High	-	4600	6400	μΑ	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	60	-	-	dB	

Table 3-7. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value) Low Power	-	1.65	10	mV	
	Input Offset Voltage (absolute value) Mid Power	-	1.32	8	mV	
	High Power is 5 Volt Only					
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pA	Gross tested to 1 μA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V <sub>СМОА</sub>	Common Mode Voltage Range	0.2	_	Vdd - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
GOLOA.com	Open Loop Gain		-	-	dB	Specification is applicable at high power. For
100.0011	Power = Low	60				all other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium	60				opamp bias), minimum is 60 db.
	Power = High	80				
V <sub>OHIGHOA</sub>	High Output Voltage Swing (worst case internal load)					
	Power = Low	Vdd - 0.2	-	-	V	
	Power = Medium	Vdd - 0.2	-	-	V	
	Power = High is 5V only	Vdd - 0.2	_	-	V	
V <sub>OLOWOA</sub>	Low Output Voltage Swing (worst case internal load)					
	Power = Low	-	_	0.2	٧	
	Power = Medium	-	-	0.2	V	
	Power = High	-	_	0.2	V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer)					
	Power = Low	_	150	200	μΑ	
	Power = Low, Opamp Bias = High	-	300	400	μΑ	
	Power = Medium	-	600	800	μΑ	
	Power = Medium, Opamp Bias = High	-	1200	1600	μΑ	
	Power = High	-	2400	3200	μΑ	
	Power = High, Opamp Bias = High	-	4600	6400	μΑ	
PSRROA	Supply Voltage Rejection Ratio	50	_	_	dB	

June 4, 2004

## 3.3.4 DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

Table 3-8. 5V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V <sub>CMOB</sub>	Common-Mode Input Voltage Range	0.5	_	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance					
	Power = Low	_	1	_	Ω	
	Power = High	_	1	_	Ω	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.1 0.5 x Vdd + 1.1		-	V V	
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 32 ohms to Vdd/2)					
	Power = Low	_	-	0.5 x Vdd - 1.3	V	
	Power = High	-	-	0.5 x Vdd - 1.3	V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load)					
	Power = Low	_	1.1	5.1	mA	
	Power = High	_	2.6	8.8	mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	60	-	-	dB	

Table 3-9. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	_	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	_	+6	-	μV/°C	
V <sub>CMOB</sub>	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance					
	Power = Low	_	1	_	Ω	
	Power = High	_	1	_	Ω	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 1K ohms to Vdd/2)					
	Power = Low	0.5 x Vdd + 1.0	_	_	V	
	Power = High	0.5 x Vdd + 1.0	-	_	V	
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 1K ohms to Vdd/2)					
	Power = Low	_	_	0.5 x Vdd - 1.0	V	
	Power = High	_	-	0.5 x Vdd - 1.0	V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load)					
	Power = Low		0.8	2.0	mA	
	Power = High	_	2.0	4.3	mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	50	-	-	dB	

## 3.3.5 DC Switch Mode Pump Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

Table 3-10. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PUMP</sub> 5V	5V Output voltage	4.75	5.0	5.25	V	Average, neglecting ripple
V <sub>PUMP</sub> 3V	3V Output voltage	3.00	3.25	3.60	V	Average, neglecting ripple
I <sub>PUMP</sub>	Available Output Current					For implementation, which includes 2 uH induc-
	$V_{BAT} = 1.5V, V_{PUMP} = 3.25V$	8	-	-	mA	tor, 1 uF cap, and Schottky diode.
	$V_{BAT} = 1.8V, V_{PUMP} = 5.0V$	5	-	-	mA	
V <sub>BAT</sub> 5V	Input Voltage Range from Battery	1.8	_	5.0	V	
V <sub>BAT</sub> 3V	Input Voltage Range from Battery	1.0	_	3.3	V	
V <sub>BATSTART</sub>	Minimum Input Voltage from Battery to Start Pump	1.1	_	_	V	
$\Delta V_{PUMP\_Line}$	Line Regulation (over V <sub>BAT</sub> range)	-	5	-	%V <sub>O</sub> <sup>a</sup>	
$\Delta V_{PUMP\_Load}$	Load Regulation	-	5	-	%V <sub>O</sub> <sup>a</sup>	
$\Delta V_{PUMP\_Ripple}$	Output Voltage Ripple (depends on cap/load)	-	25	_	mVpp	Configuration of note 2, load is 5mA.
-	Efficiency	35	50	-	%	Configuration of note 2, load is 5mA, Vout is 3.25V.
F <sub>PUMP</sub>	Switching Frequency	-	1.3	_	MHz	
DC <sub>PUMP</sub>	Switching Duty Cycle	_	50	-	%	

a. V<sub>O</sub> is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-14 on page 24.




Figure 3-2. Basic Switch Mode Pump Circuit

#### 3.3.6 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le \text{T}_{A} \le 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \le \text{T}_{A} \le 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block.

Table 3-11. 5V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
BG	Bandgap Voltage Reference	1.274	1.30	1.326	V
_	$AGND = Vdd/2^a$				
neet411 co	CT Block Power = High	Vdd/2 - 0.043	Vdd/2 - 0.025	Vdd/2 + 0.003	V
_	AGND = 2 x BandGap <sup>a</sup>				
	CT Block Power = High	2 x BG - 0.048	2 x BG - 0.030	2 x BG + 0.024	V
_	AGND = P2[4] (P2[4] = Vdd/2) <sup>a</sup>				
	CT Block Power = High	P2[4] - 0.013	P2[4]	P2[4] + 0.014	V
_	AGND = BandGap <sup>a</sup>				
	CT Block Power = High	BG - 0.009	BG + 0.008	BG + 0.016	V
_	AGND = 1.6 x BandGap <sup>a</sup>				
	CT Block Power = High	1.6 x BG - 0.022	1.6 x BG - 0.010	1.6 x BG + 0.018	V
_	AGND Column to Column Variation (AGND = Vdd/2) <sup>a</sup>				
	CT Block Power = High	-0.034	0.000	0.034	V
_	RefHi = Vdd/2 + BandGap				
	Ref Control Power = High	Vdd/2 + BG - 0.140	Vdd/2 + BG - 0.018	Vdd/2 + BG + 0.103	V
_	RefHi = 3 x BandGap				
	Ref Control Power = High	3 x BG - 0.112	3 x BG - 0.018	3 x BG + 0.076	V
-	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)				
	Ref Control Power = High	2 x BG + P2[6] - 0.113	2 x BG + P2[6] - 0.018	2 x BG + P2[6] + 0.077	V
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)				
	Ref Control Power = High	P2[4] + BG - 0.130	P2[4] + BG - 0.016	P2[4] + BG + 0.098	V
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)				
	Ref Control Power = High	P2[4] + P2[6] - 0.133	P2[4] + P2[6] - 0.016	P2[4] + P2[6]+ 0.100	V
_	RefHi = 3.2 x BandGap				
	Ref Control Power = High	3.2 x BG - 0.112	3.2 x BG	3.2 x BG + 0.076	V
-	RefLo = Vdd/2 - BandGap				
	Ref Control Power = High	Vdd/2 - BG - 0.051	Vdd/2 - BG + 0.024	Vdd/2 - BG + 0.098	V
_	RefLo = BandGap				
	Ref Control Power = High	BG - 0.082	BG + 0.023	BG + 0.129	V
-	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)				
	Ref Control Power = High	2 x BG - P2[6] - 0.084	2 x BG - P2[6] + 0.025	2 x BG - P2[6] + 0.134	V
_	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)				
	Ref Control Power = High	P2[4] - BG - 0.056	P2[4] - BG + 0.026	P2[4] - BG + 0.107	V
_	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)				
	Ref Control Power = High	P2[4] - P2[6] - 0.057	P2[4] - P2[6] + 0.026	P2[4] - P2[6] + 0.110	V

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is  $1.3V \pm 2\%$ .

Table 3-12. 3.3V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units					
BG	Bandgap Voltage Reference	1.274	1.30	1.326	٧					
-	$AGND = Vdd/2^a$									
	CT Block Power = High	Vdd/2 - 0.037	Vdd/2 - 0.020	Vdd/2 + 0.002	V					
-	AGND = 2 x BandGap <sup>a</sup>	Not Allowed	Not Allowed							
	CT Block Power = High	Not Allowed								
_	AGND = P2[4] (P2[4] = Vdd/2)									
	CT Block Power = High	P2[4] - 0.008	P2[4] + 0.001	P2[4] + 0.009	V					
_	AGND = BandGap <sup>a</sup>									
	CT Block Power = High	BG - 0.009	BG + 0.005	BG + 0.015	V					
-	AGND = 1.6 x BandGap <sup>a</sup>									
000t411 000	CT Block Power = High	1.6 x BG - 0.027	1.6 x BG - 0.010	1.6 x BG + 0.018	V					
_	AGND Column to Column Variation (AGND = Vdd/2) <sup>a</sup>									
	CT Block Power = High	-0.034	0.000	0.034	mV					
_	RefHi = Vdd/2 + BandGap	NI=4 All==-l	1	•						
	Ref Control Power = High	Not Allowed								
-	RefHi = 3 x BandGap	Not Allowed	Net Allered							
	Ref Control Power = High	Not Allowed	Not Allowed							
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed								
	Ref Control Power = High	Ttot / illowed								
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed								
	Ref Control Power = High		Ť	<u>†</u>						
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)									
	Ref Control Power = High	P2[4] + P2[6] - 0.075	P2[4] + P2[6] - 0.009	P2[4] + P2[6] + 0.057	V					
_	RefHi = 3.2 x BandGap	Not Allowed								
	Ref Control Power = High									
_	RefLo = Vdd/2 - BandGap	Not Allowed								
	Ref Control Power = High  RefLo = BandGap									
_	Ref Control Power = High	Not Allowed								
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)									
	Ref Control Power = High	Not Allowed	Not Allowed							
_	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)									
	Ref Control Power = High	Not Allowed								
_	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)			1						
	Ref Control Power = High	P2[4] - P2[6] - 0.048	P2[4]- P2[6] + 0.022	P2[4] - P2[6] + 0.092	V					
		-[.][.]	[1] -[1] 1322	[ ] . =[-]	<u> </u>					

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V  $\pm$  2%

## 3.3.7 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

Table 3-13. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>CT</sub>	Resistor Unit Value (Continuous Time)	-	12.24	_	kΩ	
C <sub>SC</sub>	Capacitor Unit Value (Switch Cap)	-	80	_	fF	

www Datas

## 3.3.8 DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

**Note** The bits PORLEV and VM in the table below refer to bits in the VLT\_CR register. See the *PSoC Mixed Signal Array Technical Reference Manual* for more information on the VLT\_CR register.

Table 3-14. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
	Vdd Value for PPOR Trip (positive ramp)					
V <sub>PPOR0R</sub>	PORLEV[1:0] = 00b		2.908		V	
V <sub>PPOR1R</sub>	PORLEV[1:0] = 01b	-	4.394	_	V	
$V_{PPOR2R}$	PORLEV[1:0] = 10b		4.548		V	
reer40.com	Vdd Value for PPOR Trip (negative ramp)					
V <sub>PPOR0</sub>	PORLEV[1:0] = 00b		2.816		V	
V <sub>PPOR1</sub>	PORLEV[1:0] = 01b	-	4.394	_	V	
V <sub>PPOR2</sub>	PORLEV[1:0] = 10b		4.548		V	
	PPOR Hysteresis					
V <sub>PH0</sub>	PORLEV[1:0] = 00b	-	92	_	mV	
V <sub>PH1</sub>	PORLEV[1:0] = 01b	-	0	_	mV	
V <sub>PH2</sub>	PORLEV[1:0] = 10b	-	0	_	mV	
	Vdd Value for LVD Trip					
V <sub>LVD0</sub>	VM[2:0] = 000b	2.863	2.921	2.979 <sup>a</sup>	V	
V <sub>LVD1</sub>	VM[2:0] = 001b	2.963	3.023	3.083	V	
$V_{LVD2}$	VM[2:0] = 010b	3.070	3.133	3.196	V	
V <sub>LVD3</sub>	VM[2:0] = 011b	3.920	4.00	4.080	V	
$V_{LVD4}$	VM[2:0] = 100b	4.393	4.483	4.573	V	
$V_{LVD5}$	VM[2:0] = 101b	4.550	4.643	4.736 <sup>b</sup>	V	
$V_{LVD6}$	VM[2:0] = 110b	4.632	4.727	4.822	V	
V <sub>LVD7</sub>	VM[2:0] = 111b	4.718	4.814	4.910	V	
	Vdd Value for PUMP Trip					
$V_{PUMP0}$	VM[2:0] = 000b	2.963	3.023	3.083	V	
V <sub>PUMP1</sub>	VM[2:0] = 001b	3.033	3.095	3.157	V	
$V_{PUMP2}$	VM[2:0] = 010b	3.185	3.250	3.315	V	
$V_{PUMP3}$	VM[2:0] = 011b	4.110	4.194	4.278	V	
$V_{PUMP4}$	VM[2:0] = 100b	4.550	4.643	4.736	V	
V <sub>PUMP5</sub>	VM[2:0] = 101b	4.632	4.727	4.822	V	
V <sub>PUMP6</sub>	VM[2:0] = 110b	4.719	4.815	4.911	V	
$V_{PUMP7}$	VM[2:0] = 111b	4.900	5.000	5.100	V	

a. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

b. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.

#### 3.3.9 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

**Table 3-15. DC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
I <sub>DDP</sub>	Supply Current During Programming or Verify	-	5	25	mA	
V <sub>ILP</sub>	Input Low Voltage During Programming or Verify	-	_	0.8	V	
V <sub>IHP</sub>	Input High Voltage During Programming or Verify	2.2	_	_	V	
I <sub>ILP</sub>	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	_	0.2	mA	Driving internal pull-down resistor.
I <sub>IHP</sub>	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	_	1.5	mA	Driving internal pull-down resistor.
V <sub>OLV</sub>	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
V <sub>OHV</sub>	Output High Voltage During Programming or Verify	Vdd - 1.0	_	Vdd	V	
Flash <sub>ENPB</sub>	Flash Endurance (per block)	50,000	_	-	-	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash Endurance (total) <sup>a</sup>	1,800,000	_	_	_	Erase/write cycles.
Flash <sub>DR</sub>	Flash Data Retention	10	_	-	Years	

a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (and so forth to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

vww.DataSl

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

#### 3.4 AC Electrical Characteristics

## 3.4.1 AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

Table 3-16. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO</sub>	Internal Main Oscillator Frequency	23.4	24	24.6 <sup>a</sup>	MHz	Trimmed. Utilizing factory trim values.
F <sub>CPU1</sub>	CPU Frequency (5V Nominal)	0.93	24	24.6 <sup>a,b</sup>	MHz	
F <sub>CPU2</sub>	CPU Frequency (3.3V Nominal)	0.93	12	12.3 <sup>b,c</sup>	MHz	
h F <sub>48M</sub> U.com	Digital PSoC Block Frequency	0	48	49.2 <sup>a,b,d</sup>	MHz	Refer to the AC Digital Block Specifications below.
F <sub>24M</sub>	Digital PSoC Block Frequency	0	24	24.6 <sup>b,e,d</sup>	MHz	
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F <sub>32K2</sub>	External Crystal Oscillator	_	32.768	-	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F <sub>PLL</sub>	PLL Frequency	_	23.986	-	MHz	Is a multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	-	_	600	ps	
T <sub>PLLSLEW</sub>	PLL Lock Time	0.5	-	10	ms	
T <sub>PLLSLEWS</sub> - LOW	PLL Lock Time for Low Gain Setting	0.5	-	50	ms	
T <sub>OS</sub>	External Crystal Oscillator Startup to 1%	_	1700	2620	ms	
T <sub>OSACC</sub>	External Crystal Oscillator Startup to 100 ppm	_	2800	3800 <sup>f</sup>	ms	
Jitter32k	32 kHz Period Jitter	_	100		ns	
T <sub>XRST</sub>	External Reset Pulse Width	10	-	-	μs	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	_	50	_	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2 <sup>a,c</sup>	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1	24 MHz Period Jitter (IMO)	-	600		ps	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	_	_	12.3	MHz	
T <sub>RAMP</sub>	Supply Ramp Time	0	-	_	μs	

 $a. \quad 4.75 V < V dd < 5.25 V.$ 

f. The crystal oscillator frequency is within 100 ppm of its final value by the end of the  $T_{osacc}$  period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal.  $3.0V \le V dd \le 5.5V$ ,  $-40\,^{\circ}C \le T_{A} \le 85\,^{\circ}C$ .




Figure 3-3. PLL Lock Timing Diagram

MANAY DataS

b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

c. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

d. See the individual user module data sheets for information on maximum frequencies for user modules.

e. 3.0V < 5.25V.




Figure 3-4. PLL Lock for Low Gain Setting Timing Diagram




Figure 3-5. External Crystal Oscillator Startup Timing Diagram



Figure 3-6. 24 MHz Period Jitter (IMO) Timing Diagram



Figure 3-7. 32 kHz Period Jitter (ECO) Timing Diagram

#### 3.4.2 AC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-17. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO Operating Frequency	0	_	12	MHz	
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	-	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	-	ns	Vdd = 3 to 5.25V, 10% - 90%




Figure 3-8. GPIO Timing Diagram

## 3.4.3 AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

Note Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Table 3-18. 5V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					Specification maximums for low power and high opamp bias, medium power, and
1	Power = Low	_	_	3.9	μs	medium power and high opamp bias levels
	Power = Low, Opamp Bias = High	_		0.0	μς	are between low and high power levels.
	Power = Medium	_			μs	
neet4U.com	Power = Medium, Opamp Bias = High	_	_	0.72	μs	
	Power = High	_		02	μs	
	Power = High, Opamp Bias = High	_	_	0.62	μs	
T <sub>SOA</sub>	Falling Settling Time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)				p. 5	Specification maximums for low power and high opamp bias, medium power, and
	Power = Low	_	_	5.9	μs	medium power and high opamp bias levels
	Power = Low, Opamp Bias = High	_			μs	are between low and high power levels.
	Power = Medium	_			μs	
	Power = Medium, Opamp Bias = High	_	_	0.92	μs	
	Power = High	_			μs	
	Power = High, Opamp Bias = High	_	_	0.72	μs	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					Specification minimums for low power and
	Power = Low	0.15	_		V/μs	high opamp bias, medium power, and medium power and high opamp bias levels
	Power = Low, Opamp Bias = High				V/μs	are between low and high power levels.
	Power = Medium				V/μs	3 1
	Power = Medium, Opamp Bias = High	1.7	_		V/μs	
	Power = High				V/μs	
	Power = High, Opamp Bias = High	6.5	-		V/μs	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					Specification minimums for low power and
	Power = Low	0.01	-		V/μs	high opamp bias, medium power, and medium power and high opamp bias levels
	Power = Low, Opamp Bias = High				V/μs	are between low and high power levels.
	Power = Medium				V/μs	<u> </u>
	Power = Medium, Opamp Bias = High	0.5	-		V/μs	
	Power = High				V/μs	
	Power = High, Opamp Bias = High	4.0	-		V/μs	
BW <sub>OA</sub>	Gain Bandwidth Product					Specification minimums for low power and
	Power = Low	0.75	-		MHz	high opamp bias, medium power, and medium power and high opamp bias levels
	Power = Low, Opamp Bias = High				MHz	are between low and high power levels.
1	Power = Medium				MHz	
	Power = Medium, Opamp Bias = High	3.1	-		MHz	
	Power = High				MHz	
	Power = High, Opamp Bias = High	5.4	_		MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	-	200	-	nV/rt-Hz	

Table 3-19. 3.3V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					Specification maximums for low power and high opamp bias, medium power, and
	Power = Low	_	_	3.92	μs	medium power and high opamp bias levels are between low and high power levels.
	Power = Low, Opamp Bias = High	_			μs	are between low and night power levels.
	Power = Medium	_			μs	
	Power = Medium, Opamp Bias = High	_	_	0.72	μs	
	Power = High (3.3 Volt High Bias Operation not supported)	_	_	_	μs	
	Power = High, Opamp Bias = High (3.3 Volt High Power, High Opamp Bias not supported)	_	_	_	μs	
T <sub>SOA</sub>	Falling Settling Time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					Specification maximums for low power and high opamp bias, medium power, and
	Power = Low	_	-	5.41	μs	medium power and high opamp bias levels are between low and high power levels.
heet4U.com	Power = Low, Opamp Bias = High	_			μs	are between low and high power levels.
	Power = Medium	_			μs	
	Power = Medium, Opamp Bias = High	_	-	0.72	μs	
	Power = High (3.3 Volt High Bias Operation not supported)	_	-	_	μs	
	Power = High, Opamp Bias = High (3.3 Volt High Power, High Opamp Bias not supported)	_	_	_	μs	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					Specification minimums for low power and
	Power = Low	0.31	-		V/μs	high opamp bias, medium power, and medium power and high opamp bias levels
	Power = Low, Opamp Bias = High				V/μs	are between low and high power levels.
	Power = Medium				V/μs	
	Power = Medium, Opamp Bias = High	2.7	-		V/μs	
	Power = High (3.3 Volt High Bias Operation not supported)	_	-	_	V/μs	
	Power = High, Opamp Bias = High (3.3 Volt High Power, High Opamp Bias not supported)	_	_	_	V/μs	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					Specification minimums for low power and
	Power = Low	0.24	-		V/μs	high opamp bias, medium power, and medium power and high opamp bias levels
	Power = Low, Opamp Bias = High				V/μs	are between low and high power levels.
	Power = Medium				V/μs	
	Power = Medium, Opamp Bias = High	1.8	-		V/μs	
	Power = High (3.3 Volt High Bias Operation not supported)	-	-	-	V/μs	
	Power = High, Opamp Bias = High (3.3 Volt High Power, High Opamp Bias not supported)	_	_	_	V/μs	
BW <sub>OA</sub>	Gain Bandwidth Product					Specification minimums for low power and
	Power = Low	0.67	-		MHz	high opamp bias, medium power, and medium power and high opamp bias levels
	Power = Low, Opamp Bias = High				MHz	are between low and high power levels.
	Power = Medium				MHz	
	Power = Medium, Opamp Bias = High	2.8	-		MHz	
1	Power = High (3.3 Volt High Bias Operation not supported)	_	-	_	MHz	
	Power = High, Opamp Bias = High (3.3 Volt High Power, High Opamp Bias not supported)	_	_	_	MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	-	200	_	nV/rt-Hz	
		1	1	1	1	<u> </u>

## 3.4.4 AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

Table 3-20. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
Timer	Capture Pulse Width	50 <sup>a</sup>	_	-	ns	
	Maximum Frequency, No Capture	_	_	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	_	_	24.6	MHz	
Counter	Enable Pulse Width	50 <sup>a</sup>	_	_	ns	
	Maximum Frequency, No Enable Input	_	_	49.2	MHz	4.75V < Vdd < 5.25V.
Sheet4LL.com	Maximum Frequency, Enable Input	_	_	24.6	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	_	_	ns	
	Synchronous Restart Mode	50 <sup>a</sup>	_	-	ns	
	Disable Mode	50 <sup>a</sup>	-	-	ns	
	Maximum Frequency	_	_	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	_	-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	-	24.6	MHz	
SPIM	Maximum Input Clock Frequency	_	_	8.2	MHz	
SPIS	Maximum Input Clock Frequency	_	_	4.1	ns	
	Width of SS_ Negated Between Transmissions	50 <sup>a</sup>	_	_	ns	
Transmitter	Maximum Input Clock Frequency	-	_	16.4	MHz	
Receiver	Maximum Input Clock Frequency	_	16	49.2	MHz	4.75V < Vdd < 5.25V.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

## 3.4.5 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

Table 3-21. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.5	μs	
	Power = High	-	-	2.5	μs	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.2	μs	
	Power = High	-	-	2.2	μs	
SRROBCO	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.65	-	-	V/μs	
	Power = High	0.65	-	-	V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.65	-	-	V/μs	
	Power = High	0.65	-	-	V/μs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.8	-	-	MHz	
	Power = High	8.0	-	-	MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	300	_	-	kHz	
	Power = High	300	_	-	kHz	

Table 3-22. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	3.8	μs	
	Power = High	-	-	3.8	μs	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.6	μs	
	Power = High	-	-	2.6	μs	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.5	-	-	V/μs	
	Power = High	0.5	-	_	V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.5	-	-	V/μs	
	Power = High	0.5	-	_	V/μs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.7	-	_	MHz	
	Power = High	0.7	-	_	MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	200	-	_	kHz	
	Power = High	200	-	_	kHz	

#### 3.4.6 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-23. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0	-	24.24	MHz	
_	High Period	20.6	_	_	ns	
-	Low Period	20.6	_	-	ns	
-	Power Up IMO to Switch	150	_	-	μs	

#### Table 3-24. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Foscext	Frequency with CPU Clock divide by 1 <sup>a</sup>	0	-	12.12	MHz	
Foscext	Frequency with CPU Clock divide by 2 or greater <sup>b</sup>	0	-	24.24	MHz	
-	High Period with CPU Clock divide by 1	41.7	_	_	ns	
_	Low Period with CPU Clock divide by 1	41.7	_	_	ns	
-	Power Up IMO to Switch	150	-	-	μs	

a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

## 3.4.7 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

**Table 3-25. AC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RSCLK</sub>	Rise Time of SCLK	1	-	20	ns	
T <sub>FSCLK</sub>	Fall Time of SCLK	1	-	20	ns	
T <sub>SSCLK</sub>	Data Set up Time to Falling Edge of SCLK	40	-	-	ns	
T <sub>HSCLK</sub>	Data Hold Time from Falling Edge of SCLK	40	-	-	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	-	8	MHz	
T <sub>ERASEB</sub>	Flash Erase Time (Block)	-	15	-	ms	
T <sub>WRITE</sub>	Flash Block Write Time	-	30	-	ms	
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	-	-	45	ns	

b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.

# 3.4.8 AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-26. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

		Standard Mode		Fast	Mode		
Symbol	Description	Min	Max	Min	Max	Units	Notes
F <sub>SCLI2C</sub>	SCL Clock Frequency	0	100	0	400	kHz	
T <sub>HDSTAI2C</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	0.6	_	μs	
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock	4.7	-	1.3	-	μs	
T <sub>HIGHI2C</sub>	HIGH Period of the SCL Clock	4.0	-	0.6	-	μs	
T <sub>SUSTAI2C</sub>	Set-up Time for a Repeated START Condition	4.7	_	0.6	_	μs	
T <sub>HDDATI2C</sub>	Data Hold Time	0	_	0	_	μs	
T <sub>SUDATI2C</sub>	Data Set-up Time	250	-	100 <sup>a</sup>	-	ns	
T <sub>SUSTOI2C</sub>	Set-up Time for STOP Condition	4.0	_	0.6	_	μs	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7	_	1.3	_	μs	
T <sub>SPI2C</sub>	Pulse Width of spikes are suppressed by the input filter.	-	-	0	50	ns	

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.




Figure 3-9. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus

# 4. Packaging Information



This chapter illustrates the packaging specifications for the CY8C24x23 PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

# 4.1 Packaging Dimensions

w DataSheet4I I com





Figure 4-1. 8-Lead (300-Mil) PDIP



- 1. DIMENSIONS IN INCHESIMMUMIN. MAX.
- 2. PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms

PART #						
S08.15	STANDARD PKG.					
SZ08.15	LEAD FREE PKG					




Figure 4-2. 8-Lead (150-Mil) SOIC




Figure 4-3. 20-Lead (300-Mil) Molded DIP




Figure 4-4. 20-Lead (210-Mil) SSOP




Figure 4-5. 20-Lead (300-Mil) Molded SOIC




Figure 4-6. 28-Lead (300-Mil) Molded DIP




Figure 4-7. 28-Lead (210-Mil) SSOP




Figure 4-8. 28-Lead (300-Mil) Molded SOIC




Figure 4-9. 32-Lead (5x5 mm) MLF

# 4.2 Thermal Impedances

Table 4-1. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> *					
8 PDIP	123 °C/W					
8 SOIC	185 °C/W					
20 PDIP	109 °C/W					
20 SSOP	117 °C/W					
20 SOIC	81 °C/W					
28 PDIP	69 °C/W					
heet4U.com 28 SSOP	101 °C/W					
28 SOIC	74 °C/W					
32 MLF	22 °C/W					

<sup>\*</sup>  $T_J = T_A + POWER \times \theta_{JA}$ 

# 4.3 Capacitance on Crystal Pins

Table 4-2: Typical Package Capacitance on Crystal Pins

Package	Package Capacitance					
8 PDIP	2.8 pF					
8 SOIC	2.0 pF					
20 PDIP	3.0 pF					
20 SSOP	2.6 pF					
20 SOIC	2.5 pF					
28 PDIP	3.5 pF					
28 SSOP	2.8 pF					
28 SOIC	2.7 pF					
32 MLF	2.0 pF					

# 5. Ordering Information



The following table lists the CY8C24x23 PSoC Device family's key package features and ordering codes.

Table 5-1. CY8C24x23 PSoC Device Family Key Features and Ordering Information

Backage moo.Ukteel	Ordering Code	Flash (Kbytes)	RAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks (Rows of 4)	Analog Blocks (Columns of 3)	Digital IO Pins	Analog Inputs	Analog Outputs	XRES Pin
8 Pin (300 Mil) DIP	CY8C24123-24PI	4	256	No	-40C to +85C	4	6	6	4	2	No
8 Pin (150 Mil) SOIC	CY8C24123-24SI	4	256	Yes	-40C to +85C	4	6	6	4	2	No
8 Pin (150 Mil) SOIC (Tape and Reel)	CY8C24123-24SIT	4	256	Yes	-40C to +85C	4	6	6	4	2	No
20 Pin (300 Mil) DIP	CY8C24223-24PI	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (210 Mil) SSOP	CY8C24223-24PVI	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (210 Mil) SSOP (Tape and Reel)	CY8C24223-24PVIT	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (300 Mil) SOIC	CY8C24223-24SI	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (300 Mil) SOIC (Tape and Reel)	CY8C24223-24SIT	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
28 Pin (300 Mil) DIP	CY8C24423-24PI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (210 Mil) SSOP	CY8C24423-24PVI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (210 Mil) SSOP (Tape and Reel)	CY8C24423-24PVIT	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (300 Mil) SOIC	CY8C24423-24SI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (300 Mil) SOIC (Tape and Reel)	CY8C24423-24SIT	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
32 Pin (5x5 mm) MLF	CY8C24423-24LFI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes

# 5.1 Ordering Code Definitions

