# HD6852, HD68A52 **SSDA** (Synchronous Serial Data Adapter)

The HD6852 Synchronous Serial Data Adapter provides a bi-directional serial interface for synchronous data information interchange. It contains interface logic for simultaneously transmitting and receiving standard synchronous communications characters in bus organized systems such as the HMCS6800 Microprocessor systems.

The bus interface of the HD6852 includes select, enable, read/write, interrupt, and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the synchronous data interface with synchronization, fill character insertion/deletion, and error checking. The functional configuration of the SSDA is programmed via the data bus during system initialization.

Programmable control registers provide control for variable word length, transmit control, receive control, synchronization control and interrupt control. Status, timing and control lines provide peripheral or modem control.

Typical applications include data communications terminals, floppy disk controllers, cassette or cartridge tape controllers and numerical control systems.

#### FEATURES

- Programmable Interrupts from Transmitter, Receiver, and Error Detection Logic
- Character Synchronization on One or Two Sync Codes
- External Synchronization Available for Parallel-Serial Operation
- Programmable Sync Code Register
- Up to 1Mkbps Transmitter
- Peripheral/Modem Control Functions
- Three Bytes of FIFO Buffering on Both Transmit and Receive
- 6, 7, or 8 Bit Data Transmission
- Optional Even and Odd Parity
- Parity, Overrun, and Underflow Status
- Compatible with MC6852 and MC68A52





#### PIN ARRANGEMENT







# O HITACHI Hitachi America Ltd. • 2210 O'Toole Avenue • San Jose, CA 95131 • (408) 435-8300

## ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	V <sub>cc</sub> *	-0.3 ~ +7.0	V
Input Voltage	V <sub>in</sub> *	-0.3 ~ +7.0	V
Operating Temperature	T <sub>opr</sub>	- 20 ~ + 75	°C
Storage Temperature	T <sub>stg</sub>	-55 ~ +150	°C

\* With respect to V<sub>SS</sub> (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

## RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V <sub>cc</sub> *	4.75	5.0	5.25	V
1	V <sub>IL</sub> *	-0.3	-	0.8	V
Input Voltage	V <sub>IH</sub> *	2.0	-	V <sub>cc</sub>	v
Operating Temperature	T <sub>opr</sub>	- 20	25	75	°C

\* With respect to V<sub>SS</sub> (SYSTEM GND)

#### ELECTRICAL CHARACTERISTICS

# DC CHARACTERISTICS (V<sub>CC</sub> = 5V ± 5%, V<sub>SS</sub> = 0V, Ta = -20~+75°C, unless otherwise noted.)

ltem		Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage	All Input	ViH		2.0	-	-	V
Input "Low" Voltage	All Input	VIL		-0.3	-	0.8	V
Output "High" Voltage	D <sub>0</sub> ~D <sub>7</sub>	V <sub>OH</sub>	I <sub>OH</sub> = −205 μA, PW <sub>EH</sub> , PW <sub>EL</sub> ≦ 25μs	2.4	-	-	v
Sulput Thigh Voltage	Tx Data DTR, TUF	V <sub>OH</sub>	I <sub>OH</sub> = −100 μA, PW <sub>EH</sub> , PW <sub>EL</sub> ≦25μs	2.4	-	-	v
Output "Low" Voltage	All Output	Vol	I <sub>OL</sub> = 1.6 mA, PW <sub>EH</sub> , PW <sub>EL</sub> ≦25µs	-	-	0.4	v
Input Leakage Current	TxCLK, RxCLK, Rx Data, E, RES, RS, R/W CS, DCD, CTS	l <sub>in</sub>	V <sub>in</sub> = 0 ~ 5.25 V	-2.5	-	2.5	μΑ
Three-State Input Current (Off State)	$D_0 \sim D_7$	I <sub>TSI</sub>	$V_{in} = 0.4 \sim 2.4V,$ $V_{CC} = 5.25V$	-10	-	10	μA
Output Leakage Current (Off State)	ĪRQ	I <sub>LOH</sub>	V <sub>OH</sub> = 2.4V	-	-	10	μΑ
Power Dissipation		PD			300	525	mW
	$D_0 \sim D_7$				-	12.5	
Input Capacitance	RxData, RxCLK, TxCLK, RES, CS, RS, R/W, E, DCD, CTS	, C <sub>in</sub>	V <sub>in</sub> = 0V, Ta = 25 <sup>°</sup> C, f = 1 MHz	_	-	7.5	p⊦
Output Capacitance	TxData, DTR, TUF, IRQ	Cout	$V_{in} = 0V, Ta = 25^{\circ}C$ f = 1 MHz	-	-	10 5.0	pF

\* Ta = 25° C, V<sub>CC</sub> = 5V

# • AC CHARACTERISTICS (V<sub>CC</sub>=5V±5%, V<sub>SS</sub>=0V, Ta=-20~+75°C, unless otherwise noted.)

# 1. TIMING OF THE DATA TRANSFER

Item	Symbol	Test		HD6852			HD68A52		
	oyinibol	Condition	min	typ	max	min	typ	max	Unit
Clock "Low" Pulse Width	PWCL	Fig. 1	700	-	-	400	-	-	ns
Clock "High" Pulse Width	PWCH	Fig. 2	700	-	-	400	-	-	ns
Clock Frequency	fc			-	600	-	-	1,000	kHz
Receive Data Setup Time	trdsu	Fig. 3	350	-	-	200	-	-	ns
Receive Data Hold Time	tRDH	Fig. 3	350	-	-	200	-	-	ns
Sync Match Delay Time	tsm	Fig. 3		-	1.0	-	-	0.666	μs
Clock-to-Data Delay for Transmitter	ttdd	Fig. 4,6	-	_	1.0	-	-	0.666	μs
Transmitter Underflow	<b>t</b> TUF	Fig. 4	-	-	1.0	-	-	0.666	μs
DTR Delay Time	TDTR	Fig. 5		-	1.0	-	-	0.666	μs
IRQ Release Time	tin	Fig. 5		-	1.2		-	0.8	μs
RES Pulse Width	tres		1.0	-	-	0.666	-	-	μs
CTS Setup Time	tcrs	Fig. 6	200	-	-	150	-	-	ns
DCD Setup Time	toco	Fig. 7	500	-	-	350	-	-	ns
Input Rise and Fall Times(Except E)	t <sub>r</sub> , t <sub>f</sub>	0.8V to 2.0V	-	-	1.0*	-	-	1.0*	μs

\* 1.0µ or 10% of the pulse width, whichever is smaller.

# 2. BUS TIMING

# 1) READ

ltem	Symbol	Test	HD	6852	HD68	BA52	Unit
item	Symbol	Condition	min	max	min	max	
Enable Cycle Time	t <sub>cycE</sub>		1.0	- 1	0.666	-	μs
Enable "High" Pulse Width	PWEH		0.45	25	0.28	25	μs
Enable "Low" Pulse Width	PWEL		0.43	-	0.28	-	μs
Setup Time, Address and $R/\overline{W}$ valid to Enable positive transition	t <sub>AS</sub>	Fig. 8	140	-	140	-	ns
Data Delay Time	t <sub>DDR</sub>		-	320	-	220	ns
Data Hold Time	t <sub>H</sub>		10	_	10	-	ns
Address Hold Time	t <sub>AH</sub>		10	80	10	80	ns
Rise and Fall Time for Enable input	t <sub>Er</sub> , t <sub>Ef</sub>		-	25	-	25	ns

# 2) WRITE

	Symbol	Test	HD	6852	HD68	A52	Unit
Item	Symbol	Condition	min	max	min	max	Unit
Enable Cycle Time	t <sub>cycE</sub>		1.0	-	0.666	-	μs
Enable Pulse Width, "High"	PWEH		0.45	25	0.28	25	μs
Enable Pulse Width, "Low"	PWEL		0.43	_	0.28	-	μs
Setup Time, Address and R/W valid to Enable positive transition	t <sub>AS</sub>	Fig. 9	140	-	140	-	ns
Data Setup Time	t <sub>DSW</sub>		195	-	80	_	ns
Data Hold Time	t <sub>H</sub>		10	-	10	-	ns
Address Hold Time	t <sub>AH</sub>	1	10	-	10	-	ns
Rise and Fall Time for Enable input	t <sub>Er</sub> , t <sub>Ef</sub>		-	25	-	25	ns

HITACHI Hitachi America Ltd. • 2210 O'Toole Avenue • San Jose, CA 95131 • (408) 435-8300

.....















- \* IRQ Release Time applied to TxData FIFO write operation and RxData FIFO read operation.
- \*\* IRQ Release Time applied to write "1" operation to RxRS, TxRS, CTUF, Clear CTS bits,

Figure 5 DTR and IRQ Release Time



Notes:

- Must occur before DCD goes low. 8
- õ First data bit placed in Rx shift register.
- Ô Last data bit of byte placed in Rx shift register.
- Rx Data byte transferred from shift register to Rx FIFO.
- Clock edge required for generation of IRQ by RDA status.
- Note: Refer to Figure 3 for the Rx Data setup and hold times.

Figure 7 DCD Setup Time

# ⓓ HITACHI Hitachi America Ltd. • 2210 O'Toole Avenue • San Jose, CA 95131 • (408) 435-8300







R=11kΩ for  $D_0 \sim D_7$ =24kΩ for DTR, Tx Data, and TUF



Figure 9 Bus Write Timing Characteristics (Write information into SSDA)



#### Figure 10 Test Loads

#### DEVICE OPERATION

At the bus interface, the SSDA appears as two addressable memory locations. Internally, there are seven registers: two read-only and five write-only registers. The read-only registers are Status and Receive Data; the write-only registers are Control 1, Control 2, Control 3, Sync Code and Transmit Data. The serial interface consists of serial input and output lines with independent clocks, and four peripheral/modem control lines.

Data to be transmitted is transferred directly into the 3-byte Transmit Data First-In First-Out (FIFO) Register from the data bus. Availability of the input to the FIFO is indicated by a bit in the Status Register; once data is entered, it moves through the FIFO to the last empty location. Data at the output of the FIFO is automatically transferred from the FIFO to the Transmitter Shift Register as the shift register becomes available to transmit the next character. If data is not available from the FIFO (underflow condition), the Transmitter Shift Register is automatically loaded with either a sync code or an all "1"s character. The transmit section may be programmed to append even, odd, or no parity to the transmitted word. An external control line ( $\overline{CTS}$ ) is provided to inhibit the transmitter without clearing the FIFO.

Serial data is accumulated in the receiver based on the synchronization mode selected. In the external sync mode used for parallel-serial operation, the receiver is synchronized by the Data Carrier Detect ( $\overline{DCD}$ ) input and transfers successive bytes of data to the input of the Receiver FIFO. The single-synccharacter mode requires that a match occur between the Sync Code Register and one incoming character before data transfer to the FIFO begins. The two-sync-character mode requires that two sync codes be received in sequence to establish synchronization. Subsequent to synchronization in any mode, data is accumulated in the shift register, and parity is optionally checked. An indication of parity error is carried through the Receiver FIFO with each character to the last empty location. Availability of a word at the FIFO output is indicated by a bit in the Status Register, as is a parity error.

The SSDA and its internal registers are selected by the address bus, Read/Write  $(R/\overline{W})$  and Enable control lines. To configure the SSDA, Control Registers are selected and the appropriate bits set. The Status Register is addressable for reading status.

Other I/O lines, in addition to Clear-to-Send ( $\overline{\text{CTS}}$ ) and Data Carrier Detect ( $\overline{\text{DCD}}$ ), include Sync Match/Data Terminal Ready (SM/ $\overline{\text{DTR}}$ ) and Transmitter Underflow (TUF). The transmitter and receiver each have individual clock inputs allowing simultaneous operation under separate clock control. Signals to the microprocessor are the Data bus and Interrupt Request ( $\overline{\text{IRQ}}$ ).

#### Initialization

During a power-on sequence, the SSDA is reset via the  $\overline{\text{RES}}$  input and internally latched in a reset condition to prevent erroneous output transmissions. The Sync Code Register, Control Register 2, and Control Register 3 should be programmed prior to the programmed release of the Transmitter and/or Receiver Reset bits; these bits in Control Register 1 should be cleared after the  $\overline{\text{RES}}$  line has gone "High".

#### • Transmitter Operation

Data is transferred to the transmitter section in parallel form by means of the data bus and Transmit Data FIFO. The Transmit Data FIFO is a 3-byte register whose status is indicated by the Transmitter Data Register Available status bit (TDRA) and its associated interrupt enable bit. Data is transferred through the FIFO on negative edges of Enable (E) pulses. Two data transfer modes are provided in the SSDA. The 1-byte transfer mode provides for writing data to the transmitter section (and reading from the receiver section) one byte at a time. The 2-byte transfer mode provides for writing two data characters in succession.

Data will automatically transfer from the last register location in the Transmit Data FIFO (when it contains data) to the Transmitter Shift Register during the last half of the last bit of the previous character. A character is transferred into the Shift Register by the Transmitter Clock. Data is transmitted LSB first, and odd or even parity can be optionally appended. The unused bit positions in short word length characters from the data bus are "don't cares". (Note: The data bus inputs may be reversed for applications requiring the MSB to be transferred taken, e.g., IBM format for floppy disks; however, care must be taken to properly program the control registers – Table 1 will have its bit positions reversed.)

When the Shift Register becomes empty, and data is not available for transfer from the Transmit Data FIFO, an "underflow" occurs, and a character is inserted into the transmitter data stream to maintain character synchronization. The character transmitted on underflow will be either a "Mark" (all "1"s) or the contents of the Sync Code Register, depending upon the state of the Transmit Sync Code on Underflow control bit. The underflow condition is indicated by a pulse (~ Tx CLK "High" period) on the Underflow putput (when in Tx Sync on underflow mode). The Underflow output occurs coincident with the transfer of the last half of the last bit preceding the underflow character. The Underflow status bit is set until cleared by means of the Clear Underflow control bit. This output may be used in floppy disk systems to synchronize write operations and for appending CRCC.

Transmission is initiated by clearing the Transmitter Reset bit in Control Register 1. When the Transmitter Reset bit is cleared, the first full positive half-cycle of the Transmit Clock will initiate the transmit cycle, with the transmission of data or underflow characters beginning on the negative edge of the Transmit Clock pulse which started the cycle. If the Transmit Data FIFO was not loaded, an underflow character will be transmitted.

The Clear-to-Send ( $\overline{CTS}$ ) input provides for automatic control of the transmitter by means of external system hardware; e.g., the modem  $\overline{CTS}$  output provides the control in a data communications system. The  $\overline{CTS}$  input resets and inhibits the transmitter section when "High", but does not reset the Transmit Data FIFO. The TDRA status bit is inhibited by  $\overline{CTS}$ being "High" in either the one-sync character or two-synccharacter mode of operation. In the external sync mode, TDRA is unaffected by  $\overline{\text{CTS}}$  in order to provide Transmit Data FIFO status for preloading and operating the transmitter under the control of the  $\overline{\text{CTS}}$  input. When the Transmitter Reset bit (Tx Rs) is set, the Transmit Data FIFO is cleared and the TDRA status bit is cleared. After one E clock has occurred, the Transmit Data FIFO becomes available for new data with TDRA inhibited.

#### Receiver Operation

Data and a presynchronized clock are provided to the SSDA receiver section by means of the Receive Data (Rx Data) and Receive Clock (Rx CLK) inputs. The data is a continuous stream of binary data bits without means for identifying character boundaries within the stream. It is, therefore, necessary to achieve character synchronization for the data at the beginning of the data block. Once synchronization is achieved, it is assumed to be retained for all successive characters within the block.

Data communications systems utilize the detection of sync codes during the initial portion of the preamble to establish character synchronization. This requires the detection of a single code or two successive sync codes. Floppy disk and cartridge tape units require sixteen bits of defined preamble and cassettes require eight bits of preamble to establish the reference for the start of record. All three are functionally equivalent to the detection of sync codes. Systems which do not utilize code detection techniques require custom logic external to the SSDA for character synchronization and use of the parallel-to-serial (external sync) mode.

(Note: The Receiver Shift Register is set to ones when reset)

#### • Synchronization

The SSDA provides three operating modes with respect to character synchronization: one-sync-character mode, two-synccharacter mode, and external sync mode. The external sync mode requires synchronization and control of the receiving section through the Data Carrier Detect (DCD) input. This external synchronization could consist of direct line control from the transmitting end of the serial data link or from external logic designed to detect the start of the message block. The one-sync-character mode searches on a bit-by-bit basis until a match is achieved between the data in the Shift Register and the Sync Code Register. The match indicates character synchronization is complete and will be retained for the message block. In the two-sync-character mode, the receiver searches for the first sync code match on a bit-by-bit basis and then looks for a second successive sync code character prior to establishing character synchronization. If the second sync code character is not received, the bit-by-bit search for the first sync code is resumed.

Sync codes received prior to the completion of synchronization (one or two character) are not transferred to the Receive Data FIFO. Redundant sync codes during the preamble or sync codes which occure as "fill characters" can automatically be stripped from the data, when the Strip Sync control bit is set, to minimize system loading. The character synchronization will be retained until cleared by means of the Clar Sync bit, which also inhibits synchronization search when set.

#### • Receiving Data

Once synchronization has been achieved, subsequent characters are automatically transferred into the Receive Data FIFO and clocked through the FIFO to the last empty location by E pulses (MPU System  $\phi$ 2). The Receiver Data Available status bit

(RDA) indicates when data is available to be read from the last FIFO location (#3) when in the 1-byte transfer mode. The 2-byte transfer mode causes the RDA status bit to indicate data is available when the last two FIFO register locations are full. Data being available in the Receive Data FIFO causes an interrupt request if the Receiver Interrupt Enable (RIE) bit is set. The MPU will then read the SSDA Status Register, which will indicate that data is available for the MPU read from the Receiver Data FIFO register. The IRQ and RDA status bits are reset by a read from the FIFO. If more than one character has been received and is resident in the Receive Data FIFO. subsequent E clocks will cause the FIFO to update and the RDA and IRQ status bits will again be set. The read data operation for the 2-byte transfer mode requires an intervening E clock between reads to allow the FIFO data to shift. Optional parity is automatically checked as data is received, and the parity status condition is maintained with each character until the data is read from the Receive Data FIFO. Parity errors will cause an interrupt request if the Error Interrupt Enable (EIE) has been set. The parity bit is not transferred to the data bus but must be checked in the Status Register. NOTE: In the 2-byte transfer mode, parity should be checked prior to reading the second byte, since a FIFO read clears the error bit.

Other status bits which pertain to the receiver section are Receiver Overrun and Data Carrier Detect ( $\overline{DCD}$ ). The Overrun status bit is automatically set when a transfer of a character to the Receive Data FIFO occurs and the first register of the Receive Data FIFO is full. Overrun causes an interrupt if Error Interrupt Enable (EIE) has been set. The transfer of the overrunning character into the FIFO causes the previous character in the FIFO input register location to be lost. The Overrun status bit is cleared by reading the Status Register (when the overrun condition is present), followed by a Receive Data FIFO Register read. Overrun cannot occur and be cleared without providing an opportunity to detect its occurrence via the Status Register.

A positive transition on the  $\overline{DCD}$  input causes an interrupt if the EIE control bit has been set. The interrupt caused by  $\overline{DCD}$ is cleared by reading the Status Register when the  $\overline{DCD}$  status bit is "1", followed by a Receive Data FIFO read. The  $\overline{DCD}$ status bit will subsequently follow the state of the  $\overline{DCD}$  input when it goes "Low".

#### SSDA REGISTERS

Seven registers in the SSDA can be accessed by means of the bus. The registers are defined as read-only or write-only according to the direction of information flow. The Register Select (RS) input selects two registers in each state, one being read-only and the other write-only. The Read/Write  $(R/\overline{W})$  input defined which of the two selected registers will actually be accessed. Four registers (two read-only and two write-only) can be addressed via the bus at any particular time. These registers and the required addressing are defined in Table 1.

#### Control Register 1 (C1)

Control Register 1 is an 8-bit wirte-only register that can be directly addressed from the data bus. Control Register 1 is addressed when RS = "Low" and  $R/\overline{W}$  = "Low".

#### Receiver Reset (Rx Rs), C1 Bit 0

The Receiver Reset control bit provides both a reset and inhibit function to the receiver section. When Rx Rs is set, it clears the receiver control logic, error logic, Rx Data FIFO Control, Parity Error status bit, and  $\overline{DCD}$  interrupt. The Receiver Shift Register is set ones. The Rx Rs bit must be cleared after the occurrence of a "Low" level on  $\overline{RES}$  in order to enable the receiver section of the SSDA.

#### Transmitter Reset (Tx Rs), C1 Bit 1

The Transmitter Reset control bit provides both a reset and inhibit to the transmitter section. When Tx Rs is set, it clears the transmitter control section, Transmitter Shift Register, Tx Data FIFO Control (the Tx Data FIFO can be reloaded after on E clock pulse), the Transmitter Underflow status bit, and the CTS interrupt, and inhibits the TDRA status bit (in the one-sync-character and two-sync-character modes). The Tx Rs bit must be cleared after the occurrence of a "Low" level on RES in order to enable the transmitter section of the SSDA. If the Tx Rs release to prevent a transmitter underflow condition.

#### Strip Synchronization Characters (Strip Sync), C1 Bit 2

If the Strip Sync bit is set, the SSDA will automatically strip all received characters which match the contents of the Sync Code Register. The characters used for synchronization (one or two characters of sync) are always stripped from the received data stream.

#### Clear Synchronization (Clear Sync), C1 Bit 3

The Clear Sync control bit provides the capability of dropping receiver character synchronization and inhibiting resynchronization. The Clear Sync bit is set to clear and inhibit receiver synchronization in all modes and is reset to zero to enable resynchronization.

#### Transmitter Interrupt Enable (TIE), C1 Bit 4

TIE enable both the Interrupt Request ( $\overline{IRQ}$ ) output and Interrupt Request status bit to indicate a transmitter service request. When TIE is set and the TDRA status bit is "1", the IRQ output will go "Low" (the active state) and the IRQ status bit will go "1".

#### Receiver Interrupt Enable (RIE), C1 Bit 5

RIE enable both the Interrupt Request output (IRQ) and the Interrupt Request status bit to indicate a receiver service request. When RIE is set and the RDA status bit is "1", the  $\overline{IRQ}$ output will go "Low" (the active state) and the  $\overline{IRQ}$  status bit will go "1".

# Address Control 1 (AC1) and Address Control 2 (AC2), C1 Bits 6 and 7

AC1 and AC2 select one of the write-only registers – Control 2, Control 3, Sync Code, or Tx Data FIFO – as shown in Table 1, when RS = "High" and  $R/\overline{W}$  = "Low".

#### Control Register 2 (C2)

Control Register 2 is an 8-bit write-only register which can be programmed from the bus when the Address Control bits in Control Register 1 (AC1 and AC2) are reset, RS = "High" and R/W = "Low".

# Peripheral Control 1 (PC1) and Peripheral Control 2 (PC2), C2 Bits 0 and 1

Two control bits, PC1 and PC2, determine the operating characteristics of the Sync Match/DTR output. PC1, when "High", selects the Sync Match mode. PC2 provides the inhibit/

enable control for the  $SM/\overline{DRT}$  output in the Sync Match mode. A one-bit-wide pulse is generated at the output when PC2 is "0", and a match occurs between the contents of the Sync Code Register and the incoming data even if sync is inhibited (Clear Sync bit = "1"). The Sync Match pulse is referenced to the negative edge of Rx CLK pulse causing the match.

The Data Terminal Ready  $(\overline{DTR})$  mode is selected when PC1 is "0". When PC2 = "1" the SM/ $\overline{DTR}$  output = "Low" and vice versa. The operation of PC2 and PC1 is summarized in Table 4.

#### 1-Byte/2-Byte Transfer (1-Byte/2-Byte), C2 Bit 2

When 1-Byte/2-Byte is set, the TDRA and RDA status bits will indicate the availability if their respective data FIFO registers for a single byte data transfer. Alternately, if 1-Byte/ 2-Byte is reset, the TDRA and RDA status bits indicate when two bytes of data can be moved without a second status read. An intervening Enable pulse must occur between data transfers.

#### Word Length Selects (WS1, WS2, WS3), C2 Bits 3, 4, 5

Word length Select bits WS1, WS2, and WS3 select word length of 7, 8, or 9 bits including parity as shown in Table 3.

#### Transmit Sync Code on Underflow (Tx Sync), C2 Bit 6

When Tx Sync is set, the transmitter will automatically send a sync character when data is not available for transmission. If Tx Sync is reset, the transmitter will transmit a Mark character (including the parity bit position) on underflow. When the underflow is detected, a pulse approximately a Tx CLK "High" period wide will occur on the underflow output if the Tx Sync bit is "1". Internal parity generation is inhibited during underflow except for sync code fill character transmission in 8 bit plus parity word lengths.

#### Error Interrupt Enable (EIE), C2 Bit 7

When EIE is set, the  $\overline{IRQ}$  status bit will go "1" and the  $\overline{IRQ}$  output will go "Low" if:

- 1) A receiver overrun occurs. The interrupt is cleared by reading the Status Register and reading the Rx Data FIFO.
- DCD input has gone to a "High". The interrupt is cleared by reading the Status Register and reading the Rx Data FIFO.
- 3) A parity error exists for the character in the last location (#3) of the Rx Data FIFO. The interrupt is cleared by reading the Rx Data FIFO. The interrupt is cleared by reading the Rx Data FIFO.
- 4) The CTS input has gone to a "High". The interrupt is cleared by writing a "1" in the Clear CTS bit, C3 bit 2, or by a Tx Reset.
- 5) The transmitter has underflowed (in the Tx Sync on Underflow mode). The interrupt is cleared by writing a "1" into the Clear Underflow, C3 bit 3, or Tx Reset.

When EIE is a "0", the  $\overline{IRQ}$  status bit and the  $\overline{IRQ}$  output are disabled for the above error conditions. A "Low" level on the  $\overline{RES}$  input resets EIE to "0".

#### Control Register 3 (C3)

Control Register 3 is a 4-bit write-only register which can be programmed from the bus when RS = "High" and  $R/\overline{W}$  = "Low" and Address Control bit AC1 = "1" and AC2 = "0".

#### External/Internal Sync Mode Control (E/I Sync), C3 Bit 0

When the E/I Sync Mode bit is "1", the SSDA is in the external sync mode and the receiver synchronization logic is disabled. Synchronization can be achieved by means of the DCD input or by starting Rx CLK at the midpoint of data bit "0" of

a character with  $\overline{\text{DCD}}$  "Low". Both the transmitter and receiver sections operate as parallel – serial converters in the External Sync mode. The Clear Sync bit in Control Register 1 acts as a receiver sync inhibit when "High" to provide a bus controllable inhibit. The Sync Code Register can serve as a transmitter fill character register and a receiver match register in this mode. A "Low" on the RES input resets the E/I Sync Mode bit placing the SSDA In the internal sync mode.

#### One-Sync-Character/Two-Sync-Character Mode, Control (1 Sync/2 Sync), C3 Bit 1

When the 1 Sync/2 Sync bit is set, the SSDA will synchronize on a single match between the received data and the contents of the Sync Code Register. When the 1 Sync/2 Sync bit is reset, two successive sync characters must be received prior to receiver synchronization. If the second sync character is not detected, the bit by bit search resumes from the first bit in the second character. See the description of the Sync Code Register for more details.

#### Clear CTS Status (Clear CTS), C3 Bit 2

When a "1" is written into the Clear  $\overline{CTS}$  bit, the stored status and interrupt are cleared. Subsequently, the  $\overline{CTS}$  status bit reflects the state of the  $\overline{CTS}$  input. The Clear  $\overline{CTS}$  control bit does not affect the  $\overline{CTS}$  input nor its inhibit of the transmitter secton. The Clear  $\overline{CTS}$  command bit is self-clearing, and writing a "0" into this bit is a nonfunctional operation.

#### Clear Transmit Underflow Status (CTUF), C3 Bit 3

When a "1" is written into the CTUF status bit, the CTUF bit and its associated interrupt are reset. The CTUF command bit is self-clearing and writing a "0" into this bit is a nonfunctional operation.

#### • Sync Code Register

The Sync Code Register is an 8-bit register for storing the programmable sync code required for received data character synchronization in the one-sync-character and two-synccharacter modes. The Sync Code Register also provides for stripping the sync/fill characters from the received data (a programmable option) as well as automatic insertion of fill characters in the transmitted data stream. The Sync Code Register is not utilized for teceiver character synchronization in the external sync mode; however, it provides storage of receiver match and transmit fill characters.

The Sync Code Register can be loaded when AC2 and AC1 are a "1" and "0" respectively, and R/W = "Low" and RS = "High".

The Sync Code Register may be changed after the detection of a match with the received data (the first sync code having been detected) to synchronize with a double-word sync pattern. (This sync code change must occur prior to the completion of the second character.) The sync match (SM) output can be used to interrupt the MPU system to indicate that the first eight bits have matched. The service routine would then change the sync match register to the second half of the pattern. Alternately, the one-sync-character mode can be used for sync codes for 16 or more bits by using software to check the second and subsequent bytes after reading them from the FIFO.

The detection of the sync code can be programmed to appear on the Sync Match/DTR output by writing a "1" in PC1 (C2 bit 0) and a "0" in PC2 (C2 bit 1). The Sync Match output will go "High" for one bit time beginning at the character interface between the sync code and the next character.

#### • Parity for Sync Character

#### Transmitter

Transmitter does not generate parity for the sync character except 9-bit mode.

9-bit (8-bit + parity) – 8-bit sync character + parity 8-bit (7-bit + parity) – 8-bit sync character (no parity) 7-bit (6-bit + parity) – 7-bit sync character (no parity)

Receiver

At Synchronization

Receiver automatically strips the sync character(s) (two sync characters if '2 sync' mode is selected) which is used to establish synchronization. And parity is not checked for these sync characters.

After Synchronization is Established

When 'strip sync' bit is selected, the sync characters (fill characters) are stripped and parity is not checked for the stripped sync (fill) characters. When 'strip sync' bit is not selected (0), the sync character is assumed to be normal data and it is transferred into FIFO after parity checking. (When non-parity format is selected, parity is not checked.)

Strip Sync (C1 Bit 2)	Data Format (C2 Bit 3-5)	Operation
1	x	No transfer of sync code. No parity check of sync code.
0	With Parity	*Transfer data and sync codes. Parity check.
0	Without Parity	*Transfer data and sync codes. No parity check.

\* Subsequent to synchronization

x ..... don't care

It is necessary to pay attention to the selected sync character in the following cases.

1) Data format is (6 + parity), (7 + parity),

2) Strip sync is not selected ("0").

3) After synchronization when sync code is used as a fill character.

Transmitter sends sync character without parity, but receiver checks the parity as if it is normal data. Therefore, the sync character should be chosen to match the parity check selected for the receiver in this special case.

# Receive Data First-In First-Out Register

#### (Rx Data FIFO)

The Receive Data FIFO Register consists of three 8-bit registers which are used for buffer storage of received data. Each 8-bit register has an internal status bit which monitors its full or empty condition. Data is always transferred from a full register to an adjacent empty register. The transfer from register to register occurs on E pulses. The RDA status bit will be "1" when data is available in the last location of the Rx Data FIFO.

In an Overrun condition, the overrunning character will be transferred into the full first stage of the FIFO register and will cause the loss of that data character. Successive overruns continue to overwite the first register of the FIFO. This destruction of data is indicated by means of the Overrun status bit. The Overrun bit will be set when the overrun occurs and remains set until the Status Register is read, followed by a read of the Rx Data FIFO.

Unused data bits for short word lengths (including the parity bit) will appear as "0"s on the data bus when the Rx Data FIFO is read.

#### Transmit Data First-In First-Out Register

#### (Tx Data FIFO)

The Transmit Data FIFO Register consists of three 8-bit registers which are used for buffer storage of data to be transmitted. Each 8-bit register has an internal status bit which monitors its full or empty condition. Data is always transferred from a full register to an adjacent empty register. The transfer is clocked by E pulses.

The TDRA status bit will be "High" if the Tx Data FIFO is available for data.

Unused data bits for short word lengths will be handled as "don't cares". The parity bit is not transferred over the data bus since the SSDA generates parity at transmission.

When an Underflow occurs, the Underflow character will be either the contents of the Sync Code Register or an all "1"s character. The underflow will be stored in the Status Register until cleared and will appear on the Underflow output as a pulse approximately a TX CLK "High" period wide.

#### Status Register

The Status Register is an 8-bit read-only register which provides the real-time status of the SSDA and the associated serial data channel. Reading the Status Register is a non-destructive process. The method of clearing status bits depends upon the function each bit represents and is discussed for each bit in the register.

#### Receiver Data Available (RDA), S Bit 0

The Receiver Data Available status bit indicates when receiver data can be read from the Rx Data FIFO. The receiver data being present in the last register (#3) of the FIFO causes RDA to be "1" for the 1-byte transfer mode. The RDA bit being "1" indicates that the last two registers (#2 and #3) are full when in the 2-byte transfer mode. The second character can be read without a second status rad (to determine that the character is available). And E pulse must occur between reads of the Rx Data FIFO to allow the FIFO to shift. Status must be read on a word-by-word basis if receiver data error checking is important. The RDA status bit is reset automatically when data is not available.

#### Transmitter Data Register Available (TDRA), S Bit 1

The TDRA status bit indicates that data can be loaded into the Tx Data FIFO Register. The first register (#1) of the Tx Data FIFO being empty will be indicated by a "1" in the TDRA status bit in the 1-byte transfer mode. The first two registers (#1 and #2) must be empty for TDRA to be "1" when in the 2-byte transfer mode. The Tx Data FIFO can be loaded with two bytes without an intervening status read; however, one E pulse must occur between loads. TDRA is inhibited by the Tx Reset or RES. When Tx Reset is set, the Tx Data FIFO is cleared and then released on the next E clock pulse. The Tx Data FIFO can then be loaded with up to three characters of data, even though TDRA is inhibited. This feature allows preloading data prior to the release of Tx Reset. A "High" level on the CTS input inhibits the TDRA status bit in either sync mode of operation (one-sync-character or two-sync-character). CTS does not affect TDRA in the external sync mode. This

enables the SSDA to operate under the control of the  $\overline{\text{CTS}}$  input with TDRA indicating the status of the Tx Data FIFO. The  $\overline{\text{CTS}}$  input does not clear the Tx Data FIFO in any operating mode.

#### Data Carrier Detect (DCD), S Bit 2

A positive transition on the  $\overline{DCD}$  input is stored in the SSDA until cleared by reading both Status and Rx Data FIFO. A "1" written into Rx Rs also clears the stored  $\overline{DCD}$  status. The  $\overline{DCD}$ status bit, when set, indicates that the  $\overline{DCD}$  input has gone "High", The reading of both Status and Receive Data FIFO allows Bit 2 of subsequent Status reads to indicate the state of the DCD input until the next positive transition.

#### Clear-to-Send (CTS), S Bit 3

A positive transiton on the  $\overline{\text{CTS}}$  input is stored in the SSDA until cleared by writing a "1" into the Clear  $\overline{\text{CTS}}$  control bit or the Tx Rs bit. The  $\overline{\text{CTS}}$  status bit, when set, indicates that the  $\overline{\text{CTS}}$  input has gone "High". The Clear  $\overline{\text{CTS}}$  command (a "1" into C3 Bit 2) allows Bit 3 of subsequent Status reads to indicate the state of the  $\overline{\text{CTS}}$  input until the next positive transition.

#### Transmitter Underflow (TUF), S Bit 4

When data is not available for the transmitter, an underflow occurs and is so indicated in the Status Register (in the Tx Sync on underflow mode). The underflow status bit is cleared by writing a "1" into the Clear Underflow (CTUF) control bit or the Tx Rs bit. TUF indicates that a sync character will be transmitted as the next character. A TUF is indicated on the output only when the contents of the Sync Code Register is to be transferred (transmit sync code on underflow = "1").

#### Receiver Overrun (Rx Ovrn), S Bit 5

Overrun indicates data has been received when the Rx Data FIFO is full, resulting in data loss. The Rx Ovrn status bit is set when Overrun occurs. The Rx Ovrn status bit is cleared by reading Status followed by reading the Rx Data FIFO or by setting the Rx Rs control bit.

#### Receiver Parity Error (PE), S Bit 6

The parity error status bit indicates that parity for the character in the last register of the Rx Data FIFO did not agree with selected parity. The parity error is cleared when the character to which it pertains is read from the Rx Data FIFO or when Rx Rs occurs. The DCD input does not clear the Parity Error or Rx Data FIFO status bits.

#### Interrupt Request (IRQ), S Bit 7

The Interrupt Request status bit indicates when the  $\overline{IRQ}$  output is in the active state ( $\overline{IRQ}$  output = "Low"). The IRQ status bit is subject to the same interrupt enables (RIE, TIE, and EIE) as the IRQ output. The IRQ status but simplifies status inquiries for polling systems by providing single bit indication of service requests.

Register		ontrol* puts		dress Introl		Register Content						
	RS	R/W	AC2	AC1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Status (S)	0	1	×	×	Interrupt Request (IRQ)	Receiver Parity Error (PE)	Receiver Overrun (Rx Ovrn)	Transmitter Underflow (TUF)	Clear-to- <u>Send</u> (CTS)	Data Carrier <u>Detect</u> (DCD)	Transmitter Data Register Available (TDRA)	Receiver Data Available (RDA)
Control 1 (C1)	0	0	×	×	Address Control 2 (AC2)	Address Control 1 (AC1)	Receiver Interrupt Enable (RIE)	Transmitter Interrupt Enable (TIE)	Clear Sync	Strip Sync Characters (Strip Sync)	Transmitter Reset (Tx Rs)	Receiver Reset (Rx Rs)
Receive Data FIFO	1	1	x	x	D,	D,	D <sub>5</sub>	D4	D,	D <sub>2</sub>	Di	Do
Control 2 (C2)	1	0	0	0	Error Interrupt Enable (EIE)	Transmit Sync Code on Underflow (Tx Sync)	Word Length Select 3 (WS3)	Word Length Select 2 (WS2)	Word Length Select 1 (WS1)	1-Byte/2-Byte Transfer (1-Byte/2-Byte)	Peripheral Control 2 (PC2)	Peripheral Control 1 (PC1)
Control 3 (C3)	1	0	0	1	Not Used	Not Used	Not Used	Not Used	Clear Transmitter Underflow Status (CTUF)	Clear CTS Stat <u>us</u> (Clear CJS)	One-Sync- Character/ Two-Sync Character Mode Control (1 Sync/ 2 Sync)	External/ Internal Sync Mode Control (E/I Sync)
Sync Code	1	0	1	0	D,	Dé	D <sub>5</sub>	D4	D,	D <sub>2</sub>	D <sub>1</sub>	D <sub>o</sub>
Transmit Data FIFO	1	0	1	1	D,	D <sub>6</sub>	Ds	D4	D3	D <sub>2</sub>	Dı	D,

Table 1 SSDA Programming Model

\* 0 ; "Low" level, 1 ; "High" level

\*\* "FF" should not be used as Sync Code.

\*\*\* When the SSDA is used in applications requiring the MSB of data to be receive and transmitted first, the data bus inputs to the SSDA may be reversed (D<sub>0</sub> to D<sub>7</sub>, etc.). Caution must be used when this is done since the bit positions in this table will be reversed, and the parity should not be selected.

Register	Bit	Symbol		Fu	nction	
	7	IRQ		is cleared when the source of the IRC n the Control Registers: TIE, RIE, EI		e source is determined by
	Ģ	PE		When parity error is detected in receive data.		Read Rx Data FIFO, or a "1" into Rx Rs (C1 Bit 0).
	5	Rx Ovrn		When receive data FIFO overruns.		Read Status and then Rx Data FIFO, or a "1" into Rx Rs (C1 Bit 0).
	4	TUF	]	When under flow is occurred in the transmitter.		A "1" into CTUF (C3 Bit 3) or into Tx Rs (C1 Bit 1).
_	3	CTS		When CTS signal rises.		A "1" into Clear CTS (C3 Bit 2) or a "1" into Tx Rs (C1 Bit 1)
Status Register (S)	2	DCD	Conditions for Set	When DCD signal rises.	Conditions for Reset	Read Status and then Rx Data FIFO or a "1" into Rx Rs (C1 Bit 0)
	1	TDRA		1 Byte Transfer Mode; when the transmit data FIFO (#1) is empty.		Write into Tx Data FIFO.
				2 Byte Transfer Mode; when the transmit data FIFO (#1, #2) is empty.	ι,	
		BDA		1 Byte Transfer Mode; when the data is received in the receive data FIFO (#3).		Bred By Data FIFO
	0 RDA			2 Byte Transfer Mode; when the data is received in the receive data FIFO (#2, #3).		Read Rx Data FIFO.
	7 6	AC2 AC1	Used to acces	s other registers, as shown Table 1.		
	5	RIE	When "1", er	ables interrupt on RDA (S Bit 0).		
Control	4	TIE	When "1", er	ables interrupt on TDRA (S Bit 1).		
Register 1 C1)	3	Clear Sync	When "1", cl	ears receiver character synchronizatio	n.	
	2	Strip Sync	When "1", st	rips all sync codes from the received o	data stream.	
	1	Tx Rs	When "1", re	sets and inhibits the transmitter section	on.	
	0	Rx Rs	When "1", re	sets and inhibits the receiver section.		
	7	EIE	When "1", er	ables the PE, Rx Ovrn, TUF, CTS, a	nd DCD interru	pt flags (S Bits 6 through 2).
	6	Tx Sync	When "1", al Status bit and	lows sync code contents to be transfe I output. When "0", an all mark chara	rred on underfl acter is transmit	ow, and enables the TUF tted on underflow.
Control Register 2 (C2)	5 4 3	WS3 WS2 WS1	Word Length	Select		
	2	1-Byte/2-Byte		ables the TDRA and RDA bits to inc A and RDA bits indicate when a 2-b		
	1 0	PC2 PC1	SM/DTR Out	put Control		
	3	CTUF		ears TUF (S Bit 4), and $\overline{IRQ}$ if enable		-
Control Register 3	2	Clear CTS		ears CTS (S Bit 3), and IRQ if enable		
C3)	1	1-Sync/2-Sync	When "1", se	lects the one-sync-character mode; w	hen "O", selects	the two-sync-character mode.
	0	E/I Sync	When "1" se	lects the external sync mode; when "	O", selects the u	nternal sync mode.

# Table 2 Functions of SSDA Register

Bit 5 WS3	Bit 4 WS2	Bit 3 WS1	Word Length
0	0	0	6 Bits + Even Parity
0	0	1	6 Bits + Odd Parity
0	1	0	7 Bits
0	1	1	8 Bits
1	0	0	7 Bits + Even Parity
1	0	1	7 Bits + Odd Parity
1	1	0	8 Bits + Even Parity
1	1	1	8 Bits + Odd Parity

#### Table 3 Word Length

Bit 1 PC2	Bit 0 PC1	SM/DTR Output at Pin 5
0	0	"High" Level*
0	1	Pulse1-Bit Wide, on SM
1	0	"Low" Level*
1	1	SM Inhibited, "Low"*

Table 4 SM/DTR Output Control

#### \* OUTPUT level is fixed by the data written into PC2, PC1.

\*\* When "10" or "11", output is fixed at "Low".



#### INTERFACE SIGNALS FOR MPU

The SSDA interfaces to the HD6800 MPU with an 8-bit bi-directional data bus, a chip select line, a register select line, an interrupt request line, read/write line, an enable line, and a reset line. These signals, in conjunction with the HD6800 VMA output, permit the MPU to have complete control over the SSDA.

#### Bi-Directional Data Bus (D<sub>0</sub>~D<sub>7</sub>)

The bi-directional data bus  $(D_0 \sim D_7)$  allow for data transfer between the SSDA and the MPU. The data bus output drivers are three-state devices that remain in the high impedance (off) state except when the MPU performs an SSDA read operation.

#### Enable (E)

The Enable signal, E, is a high impedance TTL compatible input that enables the bus input/output data buffers, clocks data to and from the SSDA, and moves data through the FIFO Registers. This signal is normally the continuous HMCS6800 System  $\phi$ 2 clock, so that incoming data characters are shifted through the FIFO.

#### Read/Write (R/W)

The Read/Write line is a high impedance input that is TTL compatible and is used to control the direction of data flow through the SSDA's input/output data bus interface. When Read/Write is "High" (MPU read cycle), SSDA output drivers are turned on if the chip is selected and a selected register is read. When it is "Low", the SSDA output drivers are turned off and the MPU writes into a selected register. The Read/Write signal is also used to select read-only or write-only registeres within the SSDA.

## Chip Select (CS)

This high impedance TTL compatible input line is used to address the SSDA. The SSDA is selected when  $\overline{CS}$  is "Low". VMA should be used in generating the  $\overline{CS}$  input to insure that false selects will not occur. Transfers of data to and from the SSDA are then performed under the control of the Enable signal, Read/Write, and Register Select.

#### Register Select (RS)

The Register Select line is a high impedance input that is TTL compatible. A "High" level is used to select Control Registers C2 and C3, the Sync Code Register, and the Transmit/Receive Data Registers. A "Low" level selects the Control 1 and Status Registers (see Table 1).

#### Interrupt Request (IRQ)

IRQ is a TTL compatible, open-drain (no internal pullup), active "Low" output that is used to interrupt the MPU. The IRQ remains "Low" until cleared by the MPU.

#### Reset (RES)

The  $\overline{RES}$  input provides a means of resetting the SSDA from an external source. In the "Low" state, the  $\overline{RES}$  input causes the following:

- Receiver Reset (Rx Rs) and Transmitter Reset (Tx Rs) bits are set causing both the receiver and transmitter sections to be held in a reset condition.
- Peripheral Control bits PC1 and PC2 are reset to zero, causing the SM/DTR output to be "High".
- 3) The Error Interrupt Enable (EIE) bit is reset.
- 4) An internal synchronization mode is selected.
- The Transmitter Data Register Available (TDRA) status bit is cleared and inhibited.

When  $\overline{\text{RES}}$  returns "High" (the inactive state), the transmitter and receiver sections will remain in the reset state until the Receiver Reset and Transmitter Reset bits are cleared via the bus under software control. The control Register bits affected by  $\overline{\text{RES}}$  (Rx Rs, Tx Rs, PC1, PC2, EIE, and E/I Sync) cannot be changed when  $\overline{\text{RES}}$  is "Low".

#### CLOCK INPUTS

Separate high impedance TTL compatible inputs are provided for clocking of transmitted and received data.

#### • Transmit Clock (Tx CLK)

The Transmit Clock input is used for the clocking of transmitted data. The transmitter shifts data on the negative transition of the clock.

#### Receive Clock (Rx CLK)

The Receive Clock input is used for clocking in received data. The clock and data must be synchronized externally. The receiver samples the data on the positive transition of the clock.

#### SERIAL INPUT/OUTPUT LINES

#### Receive Data (Rx Data)

The Receive Data line is a high impedance TTL compatible input through which data is received in a serial format. Data rates are from 0 to 600 kbps.

#### • Transmit Data (Tx Data)

The Transmit Data output line transfers serial data to a modem or other peripheral. Data rates are from 0 to 600 kbps.

#### PERIPHERAL/MODEM CONTROL

The SSDA includes several functions that permit limited control of a peripheral or modem. The functions included are  $\overline{CTS}$ ,  $SM/\overline{DTR}$ ,  $\overline{DCD}$ , and TUF.

#### Clear-to-Send (CTS)

The  $\overline{\text{CTS}}$  input provides a real-time inhibit to the transmitter

section (the Tx Data FIFO is not disturbed). A positive  $\overline{\text{CTS}}$  transition resets the Tx Shift Register and inhibits the TDRA status bit and its associated interrupt in both the one-sync-character and two-sync-character modes of operation. TDRA is not affected by the  $\overline{\text{CTS}}$  input in the external sync mode.

The positive transition of  $\overline{\text{CTS}}$  is stored within the SSDA to insure that its occurrence will be acknowledged by the system. The stored  $\overline{\text{CTS}}$  information and its associated  $\overline{\text{IRQ}}$  (if enabled) are cleared by writing a "1" in the Clear  $\overline{\text{CTS}}$  bit. The  $\overline{\text{CTS}}$ status bit subsequently follows the  $\overline{\text{CTS}}$  input when it goes "Low".

The  $\overline{\text{CTS}}$  input provides character timing for transmitter data when in the external sync mode. Transmission is initiated on the negative transition of the first full positive clock pulse of the transmitter clock (Tx CLK) after the release of  $\overline{\text{CTS}}$  (see Figure 6).

#### Data Carrier Detect (DCD)

The DCD input provides a real-time inhibit to the receiver section (the Rx FIFO is not disturbed). A positive DCD transition resets and inhibits the receiver section except for the Receive FIFO and the RDRA status bit and its associated  $\overline{IRQ}$ .

The positive transition of  $\overline{DCD}$  is stored within the SSDA to insure that its occurrence will be acknowledged by the system. The stored  $\overline{DCD}$  information and its associated IRQ (if enabled) are cleared by reading the Status Register and then the Receiver FIFO, or by writing a "1" into the Receiver Reset bit. The  $\overline{DCD}$ status bit subsequently follows the  $\overline{DCD}$  input when it goes "Low". The  $\overline{DCD}$  input provides character synchronization timing for the receiver during the external sync mode of operation. The receiver will be initialized and data will be sampled on the positive transition of the first full Receive Clock cycle after release of DCD (see Figure 7).

#### Sync Mach/Data Terminal Ready (SM/DTR)

The SM/ $\overline{DTR}$  output provides four functions (see Table 4) depending on the state of the PC1 and PC2 control bits. When the Sync Match mode is selected (PC1 = "1", PC2 = "0"), the output provides a one-bit-wide pulse when a sync code is detected. This pulse occurs for each sync code match even if the receiver has already attained synchronization. The SM output is inhibited when PC2 = "1". The  $\overline{DTR}$  mode (PC1 = "0") provides an output level corresponding to the complement of PC2 ( $\overline{DTR}$  = "0" when PC2 = "1".) (see Table 4.)

#### Transmitter Underflow (TUF)

The Underflow output indicates the occurrence of a transfer of a "fill character" to the Transmitter Shift Register when the last location (#3) in the Transmit Data FIFO is empty. The Underflow output pulse is approximately a Tx CLK "High" period wide and occurs during the last half of the last bit of the character preceding the "Underflow" (see Figure 4). The Underflow output pulse does not occur when the Tx Sync bit is in the reset state.

#### NOTE FOR USAGE

If the hold time of  $\overline{CS}$  signal and  $R/\overline{W}$  signal is within 50~230 ns, there is a case that Transmit Data FIFO is not cleared and TDRA flag is not set when software reset using TxRS (TxRS=1) is executed. U:ual program for data transmission will start to send the data as shown in Fig. 11 and Fig. 12.

In this case, the data of the first three bytes are not preset and unexpected data which is remaining in Transmit Data FIFO are sent in the first two bytes.







Figure 12 Transmission Start Sequence

In case of SSDA, Address Hold Time should be from 20 to 50 ns or over 230 ns.

 DCD Input in External Synchronization Mode In case of receiving data in External Synchronization Mode, Receive data is put off by one bit at times, when DCD is drived like √ in RxCLK cycle in which RDA flag is set.



To avoid this case, use SSDA in the following method.

(1) DCD ~ and RxCLK ~ should meet the relation shown in Fig. 14.



Figure 14 DCD Input Timing in External Sync Mode

(2) RxData should be input regarding the second RxCLK rise as  $D_0$  bit, after DCD  $\sim$ .