Designer's™ Data Sheet


Fully Isolated TMOS E-FET™ High Energy Power MOSFET

N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E-FET is designed to withstand high energy in the avalanche mode and operate reliably. This new high energy device also offers a drain-to-source diode with fast recovery time. The device is designed for high speed switching applications such as switching power supplies, PWM motor controls and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients. The device is housed in a fully isolated TO-220 package which has an isolation voltage rating of up to 4500 Volts.




- · Low Stored Gate Charge for Efficient Switching
- Source—to—Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode
- Isolated Version of the MTP50N06E



MTA30N06E

Motorola Preferred Device

TMOS POWER FET
30 AMPERES
60 VOLTS
RDS(on) = 0.025 OHM MAX



DataShe

CASE 221D-02, Style 1 (ISOLATED TO-220 TYPE)

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Volts
Drain–to–Gate Voltage (R _{GS} = 1.0 M Ω)	V _{DGR}	60	Volts
Gate-to-Source Voltage — Continuous	V _{GS}	±20	Volts
Drain Current — Continuous — Continuous @ 100°C — Pulsed	I _D	30 20 160	Amps
RMS Isolation Voltage (t = 1 second, R.H. ≤ 30%, T _A = 25°C) Per Figure 18 Per Figure 19 Per Figure 20	VISO1 VISO2 VISO3	4500 3500 1500	Volts
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	50 0.4	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	- 55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T_J = 25°C (V_{DD} = 25 V, V_{GS} = 10 V, Peak I_L = 30 A, L = 889 μ H, R_G = 25 Ω)	EAS	400	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	Rejc Reja	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented Box 1 in teet 4U.com burves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

a

et4U.com

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta- (V _{GS} = 0, I _D = 250 μAdc) Temperature Coefficient (Positive		V _(BR) DSS	60 —	— 65		Vdc mV/°C
Zero Gate Voltage Drain Current (VDS = 60 V, VGS = 0) (VDS = 60 V, VGS = 0, TJ = 125°C)		IDSS	=	_	10 100	μAdc
Gate-Body Leakage Current (V _{GS} = ± 20 Vdc, V _{DS} = 0)		IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)			L			
Gate Threshold Voltage (VDS = VGS, ID = 250 μAdc) Threshold Temperature Coefficient (negative)		VGS(th)	2.0	 7.0	4.0 —	Vdc mV/°C
Static Drain-to-Source On-Resistance (VGS = 10 Vdc, ID = 25 Adc)		R _{DS(on)}		0.017	0.025	Ohm
Drain-to-Source On-Voltage (VGs (I _D = 50 Adc) (I _D = 25 Adc, T _J = 100°C)	S = 10 Vdc)	V _{DS(on)}	_	=	1.6 1.2	Vdc
Forward Transconductance (VDS	≥ 8.0 Vdc, I _D = 25 Adc)	9 _{FS}	17	_	_	mhos
DYNAMIC CHARACTERISTICS			t		<u> </u>	
Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1.0 MHz)	C _{iss}	-	2500	3500	pF
Output Capacitance		Coss	_	1000	1400	
Transfer Capacitance	1 - 1.5 1311 127	C _{rss}		250	500	
SWITCHING CHARACTERISTICS (DataSheet4U.com					
Turn-On Delay Time		[†] d(on)		23	46	ns
Rise Time	$(V_{DD} = 25 \text{ V}, I_{D} = 50 \text{ A},$	t _r		160	320	
Turn-Off Delay Time	$V_{GS} = 10 \text{ V, R}_{G} = 9.1 \Omega$	^t d(off)		70	140	
Fall Time		tf	_	120	240	
		QT	— <u>"</u>	75	100	nC
	(V _{DS} = 48 V, I _D = 50 A, V _{GS} = 10 V)	Q ₁	_	15		
		Q ₂	_	45		
		Q ₃	_	30	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS		•			
Forward On-Voltage	$(I_S = 50 \text{ A}, V_{GS} = 0)$	V _{SD}	_	1.1	2.5	Vdc
	$(I_S = 50 \text{ A}, V_{GS} = 0, T_J = 125^{\circ}\text{C})$		_	1.0		
Reverse Recovery Time	(I _S = 25 A, di/dt = 100 A/μs)	t _{rr}		120		ns
INTERNAL PACKAGE INDUCTANO	DE					
Internal Drain Inductance (Measured from screw on tab to	center of die)	ĽD		4.5	_	nH
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS		7.5		
ISOLATION CAPACITANCE				,		,
Isolation Capacitance, Drain-to-Heat Sink		Ciso	-	15	-	pF

⁽¹⁾ Pulse Test: Pulse Width ≤ 300 µs max, Duty Cycle = 2.0%.
(2) Switching characteristics are independent of operating junction temperature.

10

 $T_J = 25$ °C




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance Variation With Temperature




Figure 5. Gate Charge Test Circuit




Figure 6. Gate-to-Source and Drain-to-Source Voltage versus Total Charge

DataSheet4U.com

DataSheet4U.com

9

DataShe

MTA30N06E

SAFE OPERATING AREA INFORMATION

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain—to—source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance—General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, BVDSS. The switching SOA shown in Figure 9 is applicable for both turn—on and turn—off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_{C}}{R_{\theta J C}}$$




Figure 7. Resistive Switching Time Variation versus Gate Resistance





Figure 8. Maximum Rated Forward Biased Safe Operating Area

Figure 9. Maximum Rated Switching Safe Operating Area



9

et4U.com

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source—drain current versus re–applied drain voltage when the source—drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dl_s/dt is specified with a maximum value. Higher values of dl_s/dt require an appropriate derating of l_{FM} , peak V_{DS} or both. Ultimately dl_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

VR is specified at rated V(BR)DSS to ensure that the CSOA stress is maximized as IS decays from IRM to zero.

RGS should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dVDg/dt in excess of 10 V/ns was attained with dlg/dt of 400 A/µs.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 11. Commutating Waveforms





Figure 13. Commutating Safe Operating Area
Test Circuit

9

DataShee





EAS, SINGLE PULSE DRAIN-TO-SOURCE AVALANCHE ENERGY (mJ) PEAK 1_ = 36 A 200 V_{DD} = 25 V 175 150 125 100 75 50 25 0 L 25 50 75 100 150 175 125 T.J. STARTING JUNCTION TEMPERATURE (°C)

Figure 15. Maximum Avalanche Energy versus Starting Junction Temperature

et4U.com

9

DataShee




Figure 16. Unclamped Inductive Switching Test Circuit





Figure 17. Unclamped Inductive Switching Waveforms

DataSheet4U.com

TEST CONDITIONS FOR ISOLATION TESTS*



et4U.com

MOUNTING INFORMATION**




Figure 21. Typical Mounting Techniques*

Laboratory tests on a limited number of samples indicate, when using the screw and compression washer mounting technique, a screw torque of 6 to 8 in • lbs is sufficient to provide maximum power dissipation capability. The compression washer helps to maintain a constant pressure on the package over time and during large temperature excursions.

Destructive laboratory tests show that using a hex head 4-40 screw, without washers, and applying a torque in excess of 20 in • ibs will cause the plastic to crack around the mounting hole, resulting in a loss of isolation capability.

Additional tests on slotted 4-40 screws indicate that the screw slot falls between 15 to 20 in • lbs without adversely affecting the package. However, in order to positively insure the package integrity of the fully isolated device, Motorola does not recommend exceeding 10 in • lbs of mounting torque under any mounting conditions.

^{**} For more information about mounting power semiconductors see Application Note AN1040.