82S153A (PLS153A)

DESCRIPTION

The 82S153A is a two-level logic element, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 directional control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I,B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates, their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The 82S153A is field programmable, enabling the use to quickly generate custom patterns using standard programming equipment.

20 Vcc

19 BS

18 B8 17 B7

16 B6

15 B5

14 84

13 B3

12 B2

11] B1

For LLCC pin assignments, see Package Section

FEATURES

- Field-Programmable (Ni-Cr links)
- 8 inputs
- 42 AND gates

JO.

12 3

15 6

16

BO 9

GND 10

7 17 8

ſ1 11 2

PIN CONFIGURATION



- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 Product Terms:
 - 32 Logic Terms
 - 10 Control Terms
- I/O propagation delay: 42ns (max)
- Input loading: -150µA (max)
- Power dissipation: 650mW (typ.)
- 3-State outputs
- TTL compatible

APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

FUNCTIONAL DIAGRAM



LOGIC FUNCTION

TYPICAL PRODUCT TERM: Pn = A * B * C * D * ... TYPICAL LOGIC FUNCTION: AT OUTPUT POLARITY = H Z = P0 + P1 + P2...

AT OUTPUT POLARITY = L Z = P0 + P1 + P2 + ...

Z = PO * PT * P2 ...

NOTES:

- 1. For each of the 10 outputs, either function Z (active-high) or Z (active-low) is available, but not both. The desired output polarity is programmed via the EX-OR gates
- Z, A, B, C etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-Pin Ceramic DIP 300mil-wide	82S153A/BRA
20-Pin Ceramic FlatPack	82S153A/BSA
20-Pin Ceramic LLCC	82S153A/B2A

FPLA LOGIC DIAGRAM



82S153A (PLS153A)

82S153A (PLS153A)

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RA	UNIT	
		MIN	MAX	1
V _{cc}	Supply Voltage		+7	V _{DC}
V	Input voltage		+10.0	V _{DC}
Vo	Output voltage		+5.5	V _{DC}
l _i	Input currents	-30	+30	mA
lo	Output currents		+100	mA
Tamb	Operating Temperature Range	-55	+125	°C
T _{STG}	Storage Temperature Range	-65	+150	°C

DC ELECTRICAL CHARACTERISTICS

 $-55^{\circ}C \le T_{A} \le +125^{\circ}C, 4.5V \le V_{CC} \le 5.5V$

SYMBOL	PARAMETER	PARAMETER TEST CONDITIONS		LIMITS ³			
			MIN TYP ²		MAX		
Input Volta	ge				11		
VIL	Low	V _{CC} = 4.5V			0.80	v	
VIH	High	$V_{CC} = 5.5V$	2.0			v	
VIK	Clamp ⁴	V _{CC} = 4.5V, I ₁ = -18mA		-0.8	-1.2	v	
Output Volt	age		•	•			
		$V_{CC} = 4.5V$		T			
VOL	Low ⁵	$I_{OL} = 12mA$			0.5	v	
VOH	High ⁶	I _{OH} = 2mA	2.4			v	
Input curre	nt	•			••		
	Input pins only	V _{CC} = 5.5V		1			
h _{L1}	Low	$V_i = 0.45V$			-150	μA	
l _{IH1}	High	V ₁ = 5.5V			50	μA	
	I/O pins only	V _{CC} = 5.5V					
I _{IL2}	Low	V ₁ = 0.45V			<u>+</u> 210	μA	
l _{iH2}	High	V ₁ = 5.5V			±110	μA	
Output curr	rent				·		
		V _{CC} = 5.5V					
O(OFF)	Hi-Z state ¹⁰	$V_{0} = 5.5V$			±110	μA	
. ,		$V_0 = 0.45V$			±210	μA	
los	Short circuit ^{4, 6, 7}	$V_0 = 0V$	-15		-85	'nA	
lcc	V _{CC} supply current ⁸	V _{CC} = 5.5V		130	165	mA	
Capacitanc	e ¹²	· · · · · · · · · · · · · · · · · · ·		· ·· ····			
		V _{CC} = 5V					
CIN	Input	$V_{1} = 2.0V$		8	13	pF	
CB	1/0	$V_{B} = 2.0V$		15	20	pF	

82S153A (PLS153A)

1.5V

tOE

1.5V

۷он

Voi

1.5V

top

AC ELECTRICAL CHARACTERISTICS

-55°C < T_{amb} ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

SYMBOL PARAMETER	PARAMETER	то	FROM	TEST CONDITIONS	1	LIMITS		UNIT
				MIN	TYP ²	MAX		
t _{PD} tOE	Propagation delay Output enable	Output ± Output ±	Input ± Input ±	C _L = 30pF		20 20	45 40	ns ns
	Output disable ^{9, 11}	Output ±	Input ±	C _L = 5pF		20	40	ns

NOTES:

1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.

- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$. 3. All typitage values are with respect to network ground terminal.
- 4. Test one at a time.
- Measured with +10V applied to I7. 5.
- 6. Measured with +10V applied to I0.7. Output sink current is supplied through a resistor to VCC.
- Duration of short circuit should not exceed 1 second. 7.
- 8. l_{OC} is measured with $l_{0, 1}$ grounded, $l_{2.7}$ and $B_{0.9}$ at 4.5V.
- 9. Measured at $V_T = V_{OL} + 0.5V$.
- 10. Leakage values are a combination of input and output leakage.
- 11. Not testable on unprogrammed device
- 12. Guaranteed, but not tested.

TIMING DEFINITIONS

TIMING DIAGRAMS

1. 8

1.5¥

tPD

1.5V

SYMBOL PARAMETER Propagation delay between T_{PD} input and output. Delay between input change TDD and when output is off (Hi-Z or High) Delay between input change TDE and when output reflects specified output level

TEST LOAD CIRCUITS





82S153A (PLS153A)

LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this table the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

AND ARRAY - (I, B)







OR ARRAY - (B)



NOTES:

- 1. This is the initial unprogrammed state of all links.
- Any gate P_n will be unconditioanly inhibited if both the True and Complement of an input (either I or B) are left intact.

VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that: 1. All outputs are at "H" polarity.

- 2. All P_n terms are disabled.
- 3. All Pn terms are active on all outputs.

CAUTION: 82S153A TEST COLUMNS

The 82S153A incorporates two columns not shown in the logic block diagram. These columns are used for in-house testing of the device in the unprogrammed state. These columns must be disabled prior to using the 82S153A in your application. If you are using a Signetics-approved programmer, the disabling is accomplished during the device programming sequence. If these columns are not disabled, abnormal operation is possible.



Signetics Programmable Logic Products



POLARITY

OR

TWX TAPE CODING (LOGIC FORMAT)

The FPLA Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 339-9283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry. A number of Program Tables can be sequentially assembled on a continuous tape as follows, however, limit tape length to a roll of 1.75 inch inside diameter and 4.25 outside diameter.

ER a	12" TRAIL C/R	TABLE (N)	PROGRAM TABLE DATA (1)	25 Rubouts Min	NG	$\langle \cdot \rangle$
	ABLE	T (N	25 SUB 25 (C/R) HEADING RUBOUTS MIN (N) MIN	DATA (1) (C/R) + HEADING + RUBOUTS +	RUBOUTS PROGRAM TABLE (C/R) + HEADING + RUBOUTS +	LEADER ; 🛱 ; HEAD- ; (C/R) ; HEADING ; RUBOUTS ; PHOGRAM (ABLE ; (C/R) ; HEADING ; RUBOUTS ;
PROGRAM TABLE	PROGRAM TABLE DATA (N)	PROGRAM DATA (I (C/R) I HEADING I R	DATA (1) (C/R) I HEADING I R	RUBOUTS PROGRAM TABLE (C/R) + HEADING + R	LEADER ; 🖉 ; HEAD- ; (C/R) ; HEADING ; RUBOUTS ; PHOGRAM (ABLE ; (C/R) ; HEADING ; R
RUBOUTS , PHOGRAM TABLE , F , TRAIL	RUBOUTS , PHOGRAM TABLE	RUBOUTS PHOGRAM	(C/R) HEADING	DATA (1) (C/R) + HEADING	RUBOUTS PROGRAM TABLE (C/R) + HEADING	LEADER) 🖉 (HEAD-) (C/R) (HEADING) RUBOUTS (PROGRAM TABLE) (C/R) (HEADING
RUBOUTS , PHOGRAM TABLE , F , TRAIL	RUBOUTS , PHOGRAM TABLE	RUBOUTS + PHOGRAM	(C/R) / HE	DATA (1) (C/R) I HE	RUBOUTS PROGRAM TABLE , (C/R) , HE	LEADER : E I HEAD I (C/R) I HEADING I RUBOUTS PROGRAM TABLE (C/R) I HE
EADING RUBOUTS PHOGRAM TABLE F TRAIL	EADING RUBOUTS PROGRAM TABLE	EADING RUBOUTS PHOGRAM	(C/R) (DATA (1) (C/R)	RUBOUTS PROGRAM TABLE (C/R)	LEADER : E I HEAD- I (C/R) I HEADING I RUBOUTS PROGRAM TABLE I (C/R) I
HEADING I RUBOUTS , PROGRAM TABLE , F , TRAIL	HEADING RUBOUTS PROGRAM TABLE	HEADING RUBOUTS PROGRAM			RUBOUTS PROGRAM TABLE	LEADERI E I HEAD- I (C/R) I HEADING I RUBOUTS PROGRAM TABLE
G RUBOUTS PROGRAM TABLE (C/R) HEADING RUBOUTS PROGRAM TABLE Z TRAIL	G RUBOUTS PHOGRAM TABLE (C/R) + HEADING + RUBOUTS + PHOGRAM TABLE	G RUBOUTS PROGRAM TABLE , (C/R) , HEADING , RUBOUTS , PHOGRAM	G RUBOUTS	3 	N	LEADER i 🖉 i HEAD- i (C/R) i
HEADING RUBOUTS PHOGRAM IABLE (C/R) HEADING RUBOUTS PHOGRAM IABLE E TRAIL	HEADING RUBOUTS PHOGRAM TABLE (C/R) HEADING RUBOUTS PHOGRAM TABLE	HEADING + RUBOUTS + PHOGRAM TABLE + (C/R) + HEADING + RUBOUTS + PHOGRAM	HEADING RUBOUTS	HEADING 1	HEADI	LEADERI 🖉 i HEAD- i I
(C/R) + HEADING + RUBOUTS + PHOGRAM TABLE + (C/R) + HEADING + RUBOUTS + PHOGRAM TABLE + F + TRAIL	(C/R) + HEADING + RUBOUTS + PHOGRAM TABLE + (C/R) + HEADING + RUBOUTS + PHOGRAM TABLE +	(C/R) + HEADING + RUBOUTS + PHOGRAM TABLE + (C/R) + HEADING + RUBOUTS + PHOGRAM	(C/R) + HEADING + RUBOUTS	C/R) + HEADING +	(C/R) I HEADI	LEADER # HEAD-
(C/R) + HEADING + RUBOUTS + PROGRAM TABLE + (C/R) + HEADING + RUBOUTS + PROGRAM TABLE + E + TRAIL	(C/R) + HEADING + RUBOUTS + PHOGRAM TABLE + (C/R) + HEADING + RUBOUTS + PHOGRAM TABLE +	(C/R) + HEADING + RUBOUTS + PHOGRAM TABLE + (C/R) + HEADING + RUBOUTS + PHOGRAM	(C/R) + HEADING + RUBOUTS	(C/R) + HEADING +	(C/R) i HEADI	LEADER
HEAD- (C/R) + HEADING + RUBOUTS + PHOGRAM IABLE , (C/R) + HEADING + RUBOUTS + PHOGRAM IABLE , E + TRAIL	HEAD- (C/R) + HEADING + RUBOUTS + PHOGRAM TABLE + (C/R) + HEADING + RUBOUTS + PHOGRAM TABLE +	HEAD- (C/R) + HEADING + RUBOUTS + PHOGRAM TABLE + (C/R) + HEADING + RUBOUTS + PHOGRAM	HEAD- (C/R) + HEADING + RUBOUTS	HEAD- (C/R) + HEADING +	HEAD- (C/R) + HEADI	LEADER
🛱 I HEAD-I (C/R) I HEADING I RUBOUTSI PHOGRAM IABLE I C/R) I HEADING I RUBOUTSI PHOGRAM IABLE I 🛱 I TRAIL	F HEAD- (C/R) HEADING RUBOUTS PHOGRAM TABLE (C/R) HEADING RUBOUTS PHOGRAM TABLE	F HEAD- (C/R) HEADING RUBOUTS PHOGRAM TABLE (C/R) HEADING RUBOUTS PHOGRAM	F HEAD- (C/R) HEADING RUBOUTS	HEAD- (C/R) HEADING	🖬 HEAD- I (C/R) I HEADI	1

A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

1. Customer Name	4. Purchase Order No.
2. Customer TWX No.	5. Number of Program Tables
3. Date	6. Total Number of Parts

B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:

1. Signetics Device No.	4. Date
2. Program Table No.	5. Customer Symbolized Part No.
3. Revision	6. Number of Parts

C. Program Table data blocks are initiated with an STX character, and terminated with an ETX character. The body of the data consists of output polarity, product term, and output information separated by appropriate identifiers in accordance with the following format. Entries for the data fields correspond to those defined in the Logic PROGRAM TABLE:



82S153A (PLS153A)

Packaging Information

SIGNETICS STANDARD PACKAGE DESCRIPTIONS

All Military package case outlines and physical dimensions conform with the current revision MIL-M-38510, Appendix C, except for package types which are not included in that specification.

The physical dimensions for standard package types which are not included in Appendix C are included herein in Appendix C format. Case outline letters are assigned to these packages according to JEDEC Publication 101 as follows:

- U: Leadless chip carriers
- Dual-in-line packages X:
- Y: Flat packages
- All other configurations Z:

A case outline suffix number is assigned herein for identification purposes only, and is not marked on the product.

Signetics Military products are offered in a wide range of package configurations to optimally fit our customer needs.

- Dual-in-line Packages: Frit glass sealed CERDIP (F package family) with 8-40 leads, and side-brazed ceramic () package family) with 48-64 leads.
- Flat Packages; Frit glass sealed alumina CERPAC (W package family) with 14-28 leads, and brazed leaded ceramic (Q package family) with 52 leads.

· Ceramic Chip Carriers; triple laminated, metal-lidded LCC (G package family) with 20-68 terminals.

T-90-20

- Pin Grid Array: metal-lidded ceramic pin grid (P package family) with 68-100 leads.
- · Shown in Table 1 are the case outline letters assigned according to Appendix C of MIL-M-38510 and JEDEC publication 101. Unless otherwise noted, all package types are Configuration 1 and all lead finishes are hot solder dip Finish "A".

Package Description	Type Designation	Case Outline	Theta-JC °C/Watt ⁴
8DIP3	D-4	Р	28 28
Sheet4U.com 14DIP3	D-1	С	28
16DIP3	D-2	E V	28
18DIP3	D-6		28
20DIP3	D-8	R	28
22DIP4	D-7	W	28
24DIP3	D-9	L	28
24DIP4	D-11	X ²	28
24DIP6	D-3	J	28
28DIP6	D-10	X ²	28
40DIP6	D-5	Q	28
48DIP6	D-14 ¹	X ²	28
50DIP9	D-12 ¹	X2	. 28
64DIP9	D-13 ¹	Q X ² X ² X ²	28
14FLAT	F-2	D	22
16FLAT	F-5	Ē	22
18FLAT	F-10	Y2	22
20FLAT	F-9	s	22
24FLAT	F-6	D F Y ² S K Y ²	22
24FLA1 28FLAT	F-11	¥2	22
52FLAT	Y-1 ¹	ý2	22
18LLCC	C-9	U ²	20
20LLCC	C-2 ³		20
28LLCC	C-4 ³	3	20
32LLCC	C-12	U ²	20
44LLCC	C-5	²	20
68LLCC	C-7	2 3 U ² U ² U ²	20
68PGA	P-AB	Z ² Z ²	20
84PGA	P-AB	Z ²	20

NOTES:

1. Configuration 2. 2. Per JEDEC publication 101.

3. Dimension A (LLCC thickness) is 75mils maximum.

4. See RADC test report RADC-TR-86-97 for thermal resistance confidence and derating.

www.DataSheet4U.com

Table 1.

......

CASE OUTLINES Y (FLAT PACKAGES)



- the lead body.
- 5. This dimension applied to all four corner pins.
- 6. Lead dimensions include 0.003 inch allowance for hot solder dip lead finish

	l			
CONFIGURATION	1	2		
NO. LEADS	5	52		
SIG. PKG.	a	P		
SYMBOL	INC	HES		
	Min	Max		
Α	0.045	0.100		
b	0.015	0.026	6	
с	0.008	0.015	6	
D	- 1	1.330	2	
E	0.620	0.660	1	
e	0.050	DBSC	3	
L	0.250	0.370		
Q	0.054	0.0666	4	
S .	-	0.045	5	
S1	MayaasD	ataShe	et48U.c	om

T-90-20

CASE OUTLINES X (DUAL IN-LINE PACKAGES)



- 1. An index notch is located within the shaded area shown. Pin 1 is adjacent to the notch to the immediate left (as viewed from the top of the device) and other pin numbers proceed sequentially from Pin 1 counterclockwise.
- 2. The minimum limit for Dimension b1 is 0.023 inches for all four corner pins.
- 3. This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. This dimension is measured at the centerline of the leads for Configuration 2.
- The reference pin spacing is 0.100 between centerlines. Each pin centerline is located within ±0.010 of its longitudinal position relative to the first and last pin numbers.
- 6. This dimension is measured from the seating plane to the base plane.
- 7. This dimension applies to all four corner pins.
- 8. Lead dimensions include 0.003 inch allowance for hot solder dip lead finish.

www.DataSheet4U.com

LEADLESS CHIP CARRIER (LLCC) PINOUTS



T-90-20

LEADLESS CHIP CARRIER (LLCC) PINOUTS

