DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0V \leq V _{IN} \leq 6.5V, all other pins not under test = 0 volts.)	I _{IL}	- 10	10	μΑ
Output Leakage Current (Data out is disabled, $0 \le V_{OUT} \le 5.5V$)	loL	- 10	10	μA
Output High Voltage Level $(I_{OH} = -5mA)$	V _{он}	2.4	-	v
Output Low Voltage Level (I _{oL} = 4.2mA)	Vol	_	0.4	v

* NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as average current.

CAPACITANCE (T_A = 25°C)

ltem	Symbol	Min	Max	Unit
Input Capacitance (D)	CIN1	_	5	pF
Input Capacitance (A ₀ -A ₈)	C _{IN2}	-	6	pF
Input Capacitance (RAS, CAS, W)	C _{IN3}	_	7	pF
Output Capacitance (Q)	Cout	_	7	pF

AC CHARACTERISTICS (0°C<T_A⁻<70°C, V_{CC}=5.0V±10%, See notes 1,2)

Standard Operation	Symbol	KM41C256-7		KM41C256-8		KM41C256-10		Units	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Unita	110183
Random read or write cycle time	tRC	130		150		180		ns	
Read-modify-write cycle time	tRWC	155		175		210		ns	
Access time from RAS	tRAC		70		80		100	ns	3,4,11
Access time from CAS	tCAC		20		20		25	ns	3,4,5
Access time from column address	tAA		35		40		50	ns	3,10
CAS to output in Low-Z	tcLZ	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	25	0	25	0	25	ns	7
Transition time (rise and fall)	tī	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	50		60		70		ns	
RAS pulse width	tRAS	70	10,000	80	10,000	100	10,000	ns	
RAS hold time	trish	20		20		25		ns	
CAS hold time	tсsн	70		80		100		ns	



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{ss}	VIN, VOUT	- 1 to + 7.0	v
Voltage on V _{CC} Supply Relative to V _{ss}	V _{cc}	-1 to +7.0	V
Storage Temperature	T _{stg}	- 55 to + 150	°C
Power Dissipation	PD	600	mW
Short Circuit Output Current	l _{os}	50	mA

*Note: Permanent device damage may occur of "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{ss} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ground	V _{ss}	0	0	0	V
Input High Voltage	V _{iH}	2.4	_	V _∞ + 1	V
Input Low Voltage	ViL	- 1.0	_	0.8	v

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @ t _{RC} =min)	KM41C256-7 KM41C256-8 KM41C256-10	Icc1	-	65 55 45	mA mA mA
Standby Current (RAS=CAS=VIII)		ICC2	_	2	mA
RAS-Only Refresh Current* (CAS=V _{IH} , RAS Cycling @ t _{RC} =min.)	KM41C256-7 KM41C256-8 KM41C256-10	Іссз	-	65 55 45	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS Cycling @ t _{PC} =min.)	KM41C256-7 KM41C256-8 KM41C256-10	Icc4	-	40 35 30	mA mA mA
Standby Current (RAS=CAS=Vcc-0.2V)		Icc5		1	mA
CAS-Before-RAS Refresh Current* (RAS, CAS Cycling @ t _{RC} =min.)	KM41C256-7 KM41C256-8 KM41C256-10	ICC6		65 55 45	mA mA mA



DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0V \le V_N \le 6.5V$, all other pins not under test = 0 volts.)	I _{IL}	- 10	10	μΑ
Output Leakage Current (Data out is disabled, $0 \le V_{OUT} \le 5.5V$)	I _{OL}	- 10	10	μA
Output High Voltage Level (I _{OH} = - 5mA)	V _{он}	2.4	-	v
Output Low Voltage Level (I _{oL} = 4.2mA)	Vol		0.4	v

* NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as average current.

CAPACITANCE (T_A = 25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (D)	C _{IN1}	_	5	pF
Input Capacitance (A ₀ -A ₈)	C _{IN2}		6	pF
Input Capacitance (RAS, CAS, W)	CIN3	_	7	pF
Output Capacitance (Q)	Cout	_	7	pF

AC CHARACTERISTICS (0°C $<T_A^- <70$ °C, V_{CC}=5.0V \pm 10%, See notes 1,2)

Standard Operation	Symbol	Symbol		KM41C256-8		KM41C256-10		Units	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Unita	NULUS
Random read or write cycle time	tRC	130		150		180		ns	
Read-modify-write cycle time	tRWC	155		175		210		ns	
Access time from RAS	tRAC		70		80		100	ns	3,4,11
Access time from CAS	tCAC		20		20		25	ns	3,4,5
Access time from column address	tAA		35		40		50	ns	3,10
CAS to output in Low-Z	tcLZ	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	25	0	25	0	25	ns	7
Transition time (rise and fall)	tī	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	50		60		70		ns	
RAS pulse width	tRAS	70	10,000	80	10,000	100	10,000	ns	
RAS hold time	t _{RSH}	20		20		25		ns	
CAS hold time	tcsH	70		80		100		ns	



AC CHARACTERISTICS (Continued)

Standard Oncestion	Symbol	KM4	1C25 6 -7	KM41C256-8 K		KM41C256-10		Units	Notes
Standard Operation	Symbol	Min	Max	Min	Max	Min	Max		10100
CAS pulse width	tcas	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS delay time	tRCD	20	50	25	60	25	75	ns	4
RAS to column address delay time	tRAD	15	35	20	40	20	50	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	tRAH	10		15		15		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tCAH	15		20		20		ns	
Column address hold time referenced to RAS	tar	55		65		75		ns	6
Column address to RAS lead time	tRAL	35		40		50		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to CAS	t RCH	0		0		0		ns	9
Read command hold time referenced to RAS	TRRH	0		0		0		ns	9
Write command hold time	twcн	15		15		20		ns	
Write command hold time referenced to RAS	twcn	55		60		75		ns	6
Write command pulse width	twp	15		15		20		ns	
Write command to RAS lead time	tRWL	20		20		25		ns	
Write command to CAS lead time	tcwL	20		20		25		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	tон	15		15		20		ns	10
Data-in hold time referenced to RAS	t DHR	55		60		75		ns	6
Refresh period (256 cycles)	tREF		4		4		4	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwD	20		20		25		ns	8
RAS to W delay time	tRWD	70		80		100		ns	8
Column address to W delay time	tawd	35		40		50		ns	8
CAS set-up time (CAS-before-RAS refresh)	tCSR	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	t CHR	20		25		30		ns	
RAS precharge to CAS hold time	tRPC	10		10		10		ns	
Refresh counter test CAS precharge	t CPT	35		40		50		ns	
Fast Page mode cycle time	t PC	45		50		60		ns	
CAS precharge time (Fast page mode)	tCP	10		10		10		ns	
Access time from CAS precharge	t CPA		45		45		55	ns	3
Fast page mode read-modify-write	tPRWC	70		75		90		ns	
RAS pulse width (Fast page mode)	tRASP	70	100,000	80	100,000	100	100,000	ns	



NOTES

www.DKM41C256

- An initial pause of 200μs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD}(max) limit insures the t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 5. Assumes that $t_{RCD} \ge t_{RCD}(max)$.

TIMING DIAGRAMS

- 6. t_{AR}, t_{WCR}, t_{DHR} are referenced to t_{RAD}(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD}(min) and t_{RWD}<t_{RWD}(min) and _{AWD}≥t_{AWD}(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 10. These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.



DON'T CARE

2

RSAMSUNG

WRITE CYCLE (EARLY WRITE)



READ-WRITE/READ-MODIFY-WRITE CYCLE



DON'T CARE



FAST PAGE MODE READ CYCLE







DON'T CARE

www.DataSheet4U.com

CMOS DRAM



FAST PAGE MODE READ-WRITE CYCLE







www.DataSheet4U.com

÷



HIDDEN REFRESH CYCLE



CAS-BEFORE-RAS REFRESH CYCLE







CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



DON'T CARE



KM41C256

DEVICE OPERATION

Device Operation

The KM41C256 contains 262,144 memory locations. Eighteen address bits are required to address a particular memory array. Since the KM41C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (\overline{RAS}), the column address strobe (\overline{CAS}) and the valid row and column address inputs.

Operation of the KM41C256 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM41C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t_{RP}) requirement.

RAS and **CAS** Timing

The minimum RAS and CAS pulse widths are specified by $t_{RAS}(min)$ and $t_{CAS}(min)$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (\overline{W}) high during a RAS/CAS cycle. If CAS goes low before $t_{RCD}(max)$, the access time to valid data is specified by t_{RAC} . If CAS goes low after $t_{RCD}(max)$, the access time is measured from CAS and is specified by t_{CAC} . In order to achieve the minimum access time, $t_{RAC}(max)$, it is necessary to bring CAS low before $t_{RCD}(max)$.

Write

The KM41C256 can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The data at the data input pin(D) is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. The cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cells appears at the outputs before and during the time that data is being written into the same cell locations. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If \overline{W} is brought low after \overline{CAS} , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters t_{cwD} and t_{awD} , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM41C256 has a three-state output buffers which are controlled by \overline{CAS} . When either \overline{CAS} is high (V_{iH}) the output are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of \overline{CAS} . Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC}, t_{RAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until CAS returns high. This is true even if a new \overline{RAS} cycle occurs (as in hidden refresh). Each of the KM41C256 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, CAS-only cycle.

Refresh

The data in the KM41C256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 4 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each row.

 \overline{CAS} -before- \overline{RAS} Refresh: The KM41C256 has \overline{CAS} -before- \overline{RAS} on-chip refresh capability that eliminates the need for external refresh addresses. If \overline{CAS} is held low for the specified set up time (t_{CSR}) before \overline{RAS} goes

www.DataSheet4U.com

SAMSUNG

0~10°

PACKAGE DIMENSIONS

16-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (millimeters)



18-LEAD PLASTIC CHIP CARRIER











PACKAGE DIMENSIONS (Continued)

16-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE

Units: Inches (millimeters)



