COMPONENTS

. .

8 BIT MICROPROCESSOR UNIT (MPU)

EF6809E



1-151

www.DataSheet4U.com

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage C14 U.COTT	Vcc	-03 to +70	V
Input Voltage	Vin	-0.3 to +70	V
Operating Temperature Range EF6809E, EF68A09E, EF68B09E EF6809E, EF68A09E, EF68B09E,V suffix EF6809E, EF68A09E, M suffix	ТА	T _L to T _H 0 to +70 -40 to +85 -55 to +125	°C
Storage Temperature Range	Tstg	- 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC})

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance		Į	
Ceramic		50	
Cerdip	βJA	60	°C/W
Plastic		100	
PLCC		100	

POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

 $T_J = T_A + (P_D \bullet \theta_{JA})$

Where:

TA = Ambient Temperature, °C

θJA≡Package Thermal Resistance, Junction-to-Ambient, °C/W

PD=PINT+PPORT

PINT=ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT < PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_{D} = K + (T_{J} + 273^{\circ}C)$

Solving equations 1 and 2 for K gives:

 $K = P_{D} \bullet (T_{A} + 273 \circ C) + \theta_{JA} \bullet P_{D}^{2}$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.

Characteris	tic	Symbol	Min	Түр	Max	Unit
Input High Voltage	Logic, Q, RESET E	ViH ViHR ViHC	V _{SS} + 2.0 V _{SS} + 4.0 V _{CC} - 0.75	-	V _{CC} V _{CC} V _{CC} +0.3	v
Input Low Voltage	Logic, RESET E Q	VIL VILC VILO	V _{SS} -0.3 V _{SS} -0.3 V _{SS} -0.3		V _{SS} +0.8 V _{SS} +0.4 V _{SS} +0.6	v v v
Input Leakage Current (Vin = 0 to 5.25 V, V _{CC} = max)	Logic, Q, RESET E	lin		-	2.5 100	μA
dc Output High Voltage $(I_{Load} = -205 \mu A. V_{CC} = min)$ $(I_{Load} = -145 \mu A. V_{CC} = min)$ $(I_{Load} = -100 \mu A. V_{CC} = min)$	D0-D7 A0-A15, B/₩ BA, BS, LIC, AVMA, BUSY	∨он	$V_{SS} + 2.4$ $V_{SS} + 2.4$ $V_{SS} + 2.4$		-	v
dc Output Low Voltage (ILoad = 2.0 mA, VCC = min)		VOL	-	-	V _{SS} + 0.5	v
Internal Power Dissipation (Measured at TA	= 0°C in Steady State Operation)	PINT	-	-	1.0	w
Capacitance ($V_{in} = 0$, $T_A = 25^{\circ}C$, $f = 1.0 \text{ MHz}$)	D0-D7, Logic Inputs, Q. RESET E A0-A15, R/W, BA BS	C _{in}		10 30	15 50	pF
	LIC. AVMA, BUSY	Cout	-	10	15	pF
Frequency of Operation (E and Q inputs)	E F6809 E E F68 A09 E E F68 B09 E	f	0.1 0.1 0.1	-	1.0 1.5 2.0	мн
Hi-Z (Off State) Input Current (V _{in} = 0.4 to 2.4 V, V _{CC} = max)	D0 D7 A0-A15 B/W	¹ TSI	-	2.0	10 100	μA

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V \pm 5%, V_{SS} = 0 Vdc, T_A = T_L to T_H unless otherwise noted)

* Capacitances are periodically tested rather than 100% tested

1-152

This Material Copyrighted By Its Respective Manufacturer

(1)

(2)

(3)

BUS TIMING CHARACTERISTICS (See Notes 1, 2, 3, and 4)

Ident.			EFE	809E	E F68	A09E	EF6	8B09E	
Number	Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Cycle Time	1 _{CYC}	10	10	0 667	10	05	10	μs
2	Pulse Width, E Low	PWEL	450	9500	295	9500	210	9500	ns
3	Pulse Width, E High	PWEH	450	9500	280	9500	220	9500	ns
4	Clock Rise and Fall Time	le, te		25		25	-	20	ns
5	Pulse Width, Q High	PWQH	450	9500	280	9500	220	9500	ns
7	Delay Time, E to Q Rise	1EQ1	200		130	-	100	-	ns
7A	Delay Time, Q High to E Rise	'EQ2	200		130	-	100	-	ns
7 B	Delay Time, E High to Q Fall	1EQ3	200		130	-	100	-	ns
7C	Delay Time, Q High to E Fail	1EQ4	200		130		100	-	ns
9	Address Hold Time	tAH	20	-	20	-	20	-	nş
11	Address Delay Time from E Low (BA, BS, R-W)	!AD		200	-	140	· ·	110	ns
17	Read Data Setup Time	¹ DSR	80		60	-	40	-	ns
18	Read Data Hold Time	'DHR	10		10		10		ns
20	Data Delay Time from Q	1000		200		140		110	ns
21	Write Data Hold Time	1DHW	30		30		30		ns
29	Usable Access Time	1ACC	695		440	-	330		ns
30	Control Delay Time	1CD		300	-	250		200	ns
	Interrupts, HALT, RESET, and TSC Setup Time (Figures 6, 7, 8, 9, 12, and 13)	1PCS	200		140		110	-	ns
	TSC Drive to Valid Logic Level (Figure 13)	TSV		210		150	-	120	ns
	TSC Release MOS Buffers to High (mpedance (Figure 13)	1TSR		200	-	140		110	ns
	TSC Hi-Z Delay Time (figure 13)	1TSD		120	-	85		80	ns
	Processor Control Rise and Fall Time (Figure 7)	IPCr-		100		100		100	ns

FIGURE 1 - READ/WRITE DATA TO MEMORY OR PERIPHERALS TIMING DIAGRAM



2 Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified

3 Hold time ((9)) for BA and BS is not specified

4 Usable access time is computed by 1-4-11 max - 17

1-153

www.DataSheet4U.com

FIGURE 2 - EXPANDED BLOCK DIAGRAM



* internal Three-State Control

FIGURE 3 - BUS TIMING TEST LOAD



- C = 30 pF for BA, BS, LIC, AVMA, BUSY 130 pF for D0-D7 90 pF for A0-A15, R/W
- R = 11.7 kΩ for D0-D7 16.5 kΩ for A0-A15, R/W 24 kΩ for BA, 8S, LIC, AVMA, BUSY

PROGRAMMING MODEL

As shown in Figure 4, the EF6809E adds three registers to the set available in the EF6800. The added registers include a direct page register, the user stack pointer, and a second index register.

ACCUMULATORS (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 18-bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

DIRECT PAGE REGISTER (DP)

The direct page register of the EF6809E serves to enhance the direct addressing mode. The content of this register appears at the higher address outputs (A&-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure 6800 compatibility, all bits of this register are cleared during processor reset.

www.DataSheet4U.com

This Material Copyrighted By Its Respective Manufacturer

1-154

FIGURE 4 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT



INDEX REGISTERS (X, Y)

The index registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented and decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

STACK POINTER (U, S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The user stack pointer (U) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with ease. The U register is frequently used as a stack marker. Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the **EF6809E** to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

NOTE

The stack pointers of the EF6809E point to the top of the stack in contrast to the EF6800 stack pointer, which pointed to the next free location on stack.

PROGRAM COUNTER

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 4.

FIGURE 5 - CONDITION CODE REGISTER FORMAT



CONDITION CODE REGISTER DESCRIPTION

BIT 0 (C)

Bit 0 is the carry flag and is usually the carry from the binary ALU, C is also used to represent a "borrow" from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

BIT 1 (V)

Bit 1 is the overflow flag and is set to a one by an operation which causes a signed twos complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

8IT 2 (Z)

Bit 2 is the zero flag and is set to a one if the result of the previous operation was identically zero.

1-155

www.DataSheet4U.com

BIT 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative twos complement result will leave N set to a one.

BIT 4 (I)

Bit 4 is the \overline{IRQ} mask bit. The processor will not recognize interrupts from the \overline{IRQ} line if this bit is set to a one. $\overline{NMI}, \overline{FIRQ}, \overline{IRQ}, \overline{RESET},$ and SWI all set 1 to a one. SWI2 and SWI3 do not affect 1.

BIT 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

BIT 6 (F)

Bit 6 is the FIRQ mask bit. The processor will not recognize interrupts from the FIRQ line if this bit is a one \overline{NM} , FIRQ, SWI, and RESET all set F to a one. IRQ, SWI2, and SWI3 do not affect F.

BIT 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.

PIN DESCRIPTIONS

POWER (VSS, VCC)

Two pins are used to supply power to the part: VSS is ground or 0 volts, while VCC is ±5.0 V $\pm5\%$.

ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address EFFF16, R/W=1, and BS=0, this is a "dummy access" or VMA cycle. All address bus drivers are made high-impedance when output bus available (BA) is high or when TSC is asserted. Each pin will drive one Schottky TTL loads and 90 pF.

DATA BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads and 130 pF.

READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. R/W is made high impedance when BA is high or when TSC is asserted.

RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 6. The reset vectors are fetched from locations FFFE₁₆ and FFFF₁₆ :Table 1) when interrupt acknowledge is true, $(B\bar{A} \bullet B\bar{S} = 1)$ During initial power on, the reset line should be held low until the clock input signals are fully operational

Because the EF6809E RESET pin has a Schmitt-trigger input with a threshold voltage higher than that of standard perpherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all perpherals are out of the reset state before the processor.

HALT

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt state. While halted, the MPU will not respond to external real-time requests (FIRO, IRO) although NMI or RESET will be latched for later response. During the halt state, Q and E should continue to run-normally. A halted state (BA•BS = 1) can be achieved by pulling HALT low while RESET is still low. See Figure 7.

BUS AVAILABLE, BUS STATUS (BA, BS)

The bus available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes low, a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.

The bus status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

MPU	State	MPU State Definition			
BA	BS				
0	0	Normal (Running)			
0	1	Interrupt or Reset Acknowledge			
1	0	Sync Acknowledge			
1	1	Halt Acknowledge			

Interrupt Acknowledge is indicated during both cycles of a hardware vector fetch (RESET, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

Memory Vector L	Map For ocations	Interrupt Vector
MS	LS	Description
FFFE	FFFF	RESET
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	IRQ
FFF6	FFF7	FIRQ
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFFO	FFF1	Reserved



1.4.1.4.1



www.DataSheet4U.com

This Material Copyrighted By Its Respective Manufacturer



1 1 2

A second second

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line

Halt Acknowledge is indicated when the EF6809E is in a www.ait.comdondeet4U.com

NON MASKABLE INTERRUPT (NMI)*

A negative transition on this input requests that a nonmaskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program and also has a higher priority than F(RQ), IRQ, or software interrupts. During recognition of an NMI, the entire machine state is saved on the hardware stack. After reset, an NMI will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of NMI low must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 8.

FAST-INTERRUPT REQUEST (FIRQ)*

A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request (IRQ) and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

INTERRUPT REQUEST (IRQ)*

A low level input on this pin will initiate an interrupt request sequence provided the mask bit III in the CC is clear. Since IRQ stacks the entire machine state, it provides a slower response to interrupts than FIRQ. IRQ also has a lower priority than FIRQ Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 8.

CLOCK INPUTS E, Q

E and Q are the clock signals required by the EF6809E. Q must lead E, that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, t_{AD} after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires a high level above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Refer to **BUS TIMING CHARACTERISTICS** for E and Q and to Figure 10 which shows a simple clock generator for the EF6809E.

BUSY

BUSY will be high for the read and modify cycles of a read-modify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). BUSY is also high during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect, etc.).

In a multiprocessor system, BUSY indicates the need to

defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

BUSY does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 11. Timing information is given in Figure 12. BUSY is valid t_{CD} after the rising edge of Q.

AVMA

AVMA is the advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is low when the MPU is in either a HALT or SYNC state. AVMA is valid to after the rising edge of 0.

LIC

LIC (last instruction cycle) is high during the last cycle of every instruction, and its transition from high to low will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be high when the MPU is halted at the end of an instruction (i.e., not in CWAI or RESET), in sync state, or while stacking during interrupts. LIC is valid top after the rising edge of Q.

TSC

TSC (three-state control) will cause MOS address, data, and R/\overline{W} buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA, and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is low, TSC controls the address buffers and R/ \overline{W} directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 13.

MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RESET and is repeated indefinite. Iv unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI_SWI2, SWI3, CWAI, RTI, and SYNC. An interrupt or HALT input can also alter the normal execution of instructions. Figure 14 is the flowchart for the EF6809E.

www.DataSheet4U.com

[•] NMI, FIRQ, and IRQ requests are sampled on the failing edge of Q. One cycle is required for synchronization before these interrupts are recogmized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and HRQ do not remain low until completion of the current instruction, they may not be recognized. However, NMI is latered and need only remain low for one cycle. No interrupts are recognized or latched between the failing edge of RESET and the rising edge of 85 indicating. RESET acknowledge. See RESET sequence in the MPU flowchart in Figure 14.



1-160

This Material Copyrighted By Its Respective Manufacturer

.

www.DataSheet4U.com

WINCH STREET

1.1.1.1.1.1

Research and a second



www.DataSheet4U.com This Material Copyrighted By Its Respective Manufacturer

FIGURE 10 - CLOCK GENERATOR



FIGURE 11 -- READ-MODIFY-WRITE INSTRUCTION EXAMPLE (ASL EXTENDED INDIRECT)



1-162

This Material Copyrighted By Its Respective Manufacturer

-





www.DataSheet4U.com This Material Copyrighted By Its Respective Manufacturer . 1







1-164

www.DataSheet4U.com This Material Copyrighted By Its Respective Manufacturer

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The EF6809E has the most complete set of addressing modes available on any microcomputer today. For example, the EF6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the EF6809E :

Inherent (Includes Accumulator)

Immediate Extended Extended Indirect Direct Register Indexed Zero-Offset Constant Offset Accumulator Offset Auto Increment/Decrement Indexed Indirect Relative Short/Long Relative Branching Program Counter Relative Addressing

INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of inherent addressing are: ABX, DAA, SWI, ASRA, and CLRB

IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately following the opcode of the instruction). The EF6809E uses both 8- and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing are:

LDA	#\$20
LDX	#\$F000
I DY	#CAT

NOTE

signifies immediate addressing; \$ signifies hexadecimal value to the EF6809 assembler.

EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

- LDA CAT
- STX MOUSE
- LDD \$2000

EXTENDED INDIRECT

As a special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data

LDA	[CAT]
LDX	[\$FFFE
STU	(DOG)

DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the EF6809E is upward compatible with direct addressing on the 6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA	where	DP =	\$00
LDB	where	DP=	\$10

LDD <CAT

NOTE

< is an assembler directive which forces direct addressing

REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are

TER	X, Y	Transfers X into Y
EXG	Α, Β	Exchanges A with B
PSHS	А, В, Х, Ү	Push Y, X, B and A onto S stack
PULU	X, Y, D	Pull D, X, and Y from U stack

INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode, as well as the pointer register to be used. Figure 15 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

www.DataSheet4U.com

FIGURE 15 - INDEXED ADDRESSING POSTBYTE
REGISTER BIT ASSIGNMENTS

ww.Dpost Byte Register Bit Om						Indexed		
7	6	5	4	3	2	1	0	Addressing Mode
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R+
1	R	R	i	0	0	0	1	,R++
1	R	R	0	0	0	1	0	, – R
l	R	Ŕ	i	0	0	1	1	, R
1	R	R	i	0	1	0	0	EA = ,R +0 Offset
1	R	R	i	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	i	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	i	1	0	0	0	EA = ,R +8 Bit Offset
1	R	R	i	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	i	1	0	1	1	EA = ,R + D Offset
1	×	×	í	1	1	0	0	EA = ,PC +8 Bit Offset
1	×	×	i	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	1	1	1	1	1	EA = {,Address]
		Ĩ	T			\square		Addressing Mode Field
								-Indirect Field
								(Sign Bit when $b7 = 0$)
								-
								00 = X
	Don'i		Э					01 = Y
	Offset							10 = U
0 = Not Indirect 11 = S						11 = S		
· 1	1 = Indirect							

ZERO-OFFSET INDEXED - In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are: LDD O, X LDA .S

CONSTANT OFFSET INDEXED - In this mode, twos complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offset are available:

5-bit (- 16 to + 15)

8-bit (-128 to +127)

16-bit (- 32768 to + 32767)

The twos complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The twos complement 8-bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

www.DataSheet4U.com

Examples of constant-offset indexing are:

LDA	23,X
LDX	- 2.S

LDY	300,X

LDU CAT,Y

		No	Non Indirect				Indirect		
Түрө	Forms	Assembler Form	Postbyte Opcode	+~	+	Assembler Form	Postbyte Opcode	+ {	1.
Constant Offset From R	No Offset	,R	1RR00100	0	0	[.R]	1RR10100	3	0
(2s Complement Offsets)	5-Bit Offset	n, R	ORRnnnnn	1	0	defaults	to 8-bit		_
	8-Bit Offset	n, R	1RR01000	1	1	(n, R)	1RR11000	4	1
	16-Bit Offset	n, R	1RR01001	4	2	(n, R)	1RR11001	7	2
Accumulator Offset From R	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	C
2s Complement Offsets)	B Register Offset	B, R	1RR00101	1	0	(B,R) .	1RR10101	4	1
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0	not allowed			
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	I
	Decrement By 1	, - R	1RR00010	2	0	not allowed			
	Decrement By 2	,R	1RR00011	3	0	(, R)	1RR10011	6	0
Constant Offset From PC	8-Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	11
(2s Complement Offsets)	16-Bit Offset	n, PCR	1xx01101	5	2	(n, PCR)	1xx11101	8	Ľ
Extended Indirect	16-Bit Address		-	-	-	[n]	10011111	5	12

01 = Y 10 = U

11 = S

+ and + indicate the number of additional cycles and bytes respectively for the particular indexing variation.

1-166

ACCUMULATOR-OFFSET INDEXED — This mode is similar to constant offset indexed except that the twos complement-value in one of the accumulators (A, B, or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are: LDA B, Y LDX D, Y LEAX B, X

AUTO INCREMENT/DECREMENT INDEXED — In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used, it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or creating software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment, but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+ STD ,Y++ LDB ,-Y LDX ,--S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0,X + + (X initialized to 0)

The desired result is to store a zero in locations \$0000 and \$0001, then increment X to point to \$0002. In reality, the following occurs:

0-+ temp calculate the EA; temp is a holding register $X + 2 \rightarrow X$ perform auto increment

X -+ (temp) do store operation

INDEXED INDIRECT

All of the indexing modes, with the exception of auto increment/decrement by one or a \pm 5-bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution A = XX (don't care) X = \$F000

\$0100	LDA [\$10,X]	EA is now \$F010
	\$F1 \$50	\$F150 is now the new EA
\$F150	\$AA	

After Execution A = \$AA (actual data loaded) X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA	[,X]
LDD	[10,S]
LDA	[B,Y]
LDD	[,X++]

RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true, then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (one byte offset) and long (two bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address interpreted modulo 2¹⁶. Some examples of relative addressing are:

CAT DOG	BEQ BGT LBEQ LBGT	CAT DOG RAT RABBIT	(short) (short) (long) (long)
RAT	NOP		
RABBIT	NOP		

PROGRAM COUNTER RELATIVE

The PC can be used as the pointer register with 8- or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

LDA CAT, PCR

LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR]

LDU [DOG, PCR]

1-167

www.DataSheet4U.com

The instruction set of the EF6809E is similar to that of Whe EF6800 and is upward comparible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions are described in detail below.

PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is fixed, each bit defines a unique register to push or pull, as shown below.



TFR/EXG

Within the EF6809E, any register may be transferred to or exchanged with another of like size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. These are denoted as follows: Transfer/Exchange Postbyte

	Destination
gister	Field
8)	1000 = A
	1001 = B
	1010 = CCR
	1011 = DPR
	-

NOTE All other combinations are undefined and INVALID.

LEAX/LEAY/LEAU/LEAS

MSG1

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3. The LEA instruction also allows the user to access data

and tables in a position independent manner. For example:

LEAX	MSG1, PCR
LBSR	PDATA (Print message routine)
•	
•	
FCC	'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAG,UT	U, or S may be substituted for a and b.)
1. b-+temp	(calculate the EA)
2. b+1-+b	(modify b, postincrement)
3. temp→ a	(load a)
LEAa , – b	

1. $b-1 \rightarrow temp$ (calculate EA with predecrement)2. $b-1 \rightarrow b$ (modify b, predecrement)3. temp \rightarrow a(load a)

www.DataSheet4U.com

TABLE 3 - LEA EXAMPLES

Instruction	Operation	Comment
LEAX 10, X	X + 10 - X	Adds 5-Bit Constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-Bit Constant 500 to X
LEAY A, Y	Y + A → Y	Adds 8-Bit A Accumulator to Y
LEAY D, Y	Y+D →Y	Adds 16-Bit D Accumulator to Y
LEAU - 10, U	U - 10 🕂 U	Substracts 10 from U
LEAS - 10, S	S - 10 - S	Used to Reserve Area on Stack
LEAS 10, S	S + 10 → S	Used to 'Clean Up' Stack
LEAX 5, S	S + 5 - X	Transfers As Well As Adds

1-168

Auto increment-by-two and auto decrement-by-two instructions work similarly. Note that LEAX ,X + does not change X, however LEAX _X does decrement X LEAX 1,X should be used to increment X by one

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multipleprecision multiplications.

LONG AND SHORT RELATIVE BRANCHES

The EF6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8- or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position independent code can be easily generated through the use of relative branching. Both short (8 bit) and long (16 bit) branches are available.

SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable (INMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 16 depicts sync timing.

SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this E F6809E and are prioritized in the following order: SWI, SWI2, SWI3.

16-BIT OPERATION

The EF6809E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart (Figure 16) illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the EF6809E. Each instruction begins with an opcode fetch, While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flowchart. VIMA is an indication of FFFF16 on the address bus, R/W = 1 and BS = 0. The following examples illustrate the use of the chart

	Execution S	ranch Taken SP = F000)
		•	
\$8000		LBSR	CAT
\$A000	CAT	•	

Evenuela 1. LOCO (Describe Taller)

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/₩	Description
1	8000	17	1	Opcode Fetch
2	8001	20	1	Offset High Byte
3	8002	00	1	Offset Low Byte
4	FFFF	•	1	VMA Cycle
5	FFFF	•	1	VMA Cycle
6	A000		1	Computed Branch Address
7	FFFF	*	1	VMA Cycle
8	EFFF	80	0	Stack High Order Byte of
				Return Address
9	EFFE	03	0	Stack Low Order Byte of
				Return Address

Example 2: DEC (Extended)

\$8000	DEC	\$A00Ò
\$A000	FCB	\$80

CYCLE-BY-CYCLE FLOW

	Cycle #	Address	Data	R/₩	Description
	1	8000	7A	1	Opcode Fetch
	2	8001	A0	1	Operand Address, High Byte
	3	8002	00	1	Operand Address, Low Byte
	4	FFFF		1	VMA Cycle
	5	A000	80	1	Read the Data
1	6	FFFF	•	1	VMA Cycle
l	7	FFFF	7F	0	Store the Decremented Data

*The data bus has the data at that particular address.

INSTRUCTION SET TABLES

The instructions of the EF6809E have been broken down into five different categories. They are as follows:

8-bit operation (Table 4) 16-bit operation (Table 5)

Index register/stack pointer instructions (Table 6)

Relative branches (long or short) (Table 7)

Miscellaneous instructions (Table 8)

Hexadecimal values for the instructions are given in Table 9.

PROGRAMMING AID

Figure 18 contains a compilation of data that will assist you in programming the EF6809E.

www.DataSheet4U.com





3. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted

e

1-170

This Material Copyrighted By Its Respective Manufacturer

FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 1 of 9)





This Material Copyrighted By Its Respective Manufacturer

...





www.DataSheet4U.com



www.DataSheet4U.com





1-174

www.DataSheet4U.com

FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 5 of 9)



FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 6 of 9)



1-176

This Material Copyrighted By Its Respective Manufacturer

• * * * * * * * * * *



1-177

www.DataSheet4U.com Manufacturer

FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 8 of 9)



1-178

FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 9 of 9)

No Offset

5-Bit Offset

8-Bit Offset

8-Bit Offset

Direct

Extended

Immediate

16-Bit Offset

following the indexed access

16-Bit Offset



Constant Offset from R Index Register Index Register Index Register + Post Byte Index Register + Post Byte High Post Byte Low Accumulator Offset from R A Register Offset Index Register + A Register B Register Offset Index Register + B Register D Register Offset Index Register + D Register Auto Increment/Decrement R Index Register Increment by 1 Increment by 2 Decrement by 1 Index Register - 1 Decrement by 2 Index Register - 2 Constant Offset from PC Program Counter + Offset Byte Program Counter + Offset High Byte Offset Low Byte Direct Page Register Address Low Address High Address Low NNNN + 1*The index register is incremented

Effective Address (EA)

1-179

www.DataSheet4U.com

TABLE 4 - 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

www.DataSheet41

IIMnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR. ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A × B D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

NOTE: A, B, CC of DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS,

PULU) instructions.

TABLE 5 - 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Operation
Add memory to D accumulator
Compare memory from D accumulator
Exchange D with X, Y, S, U or PC
Load D accumulator from memory
Sign Extend B accumulator into A accumulator
Store D accumulator to memory
Subtract memory from D accumulator
Transfer D to X, Y, S, U or PC
Transfer X, Y, S, U or PC to D

NOTE: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

TARIES	INDEX REGISTER/STACK	K POINTER INSTRUCTIONS	

Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS. LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X. Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from hardware stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TER B1, B2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

1-180

This Material Copyrighted By Its Respective Manufacturer

TABLE 7 - BRANCH INSTRUCTIONS

	Instruction	Description
www.DataSheet4	J.com	SIMPLE BRANCHES
	BEQ, LBEQ	Branch if equal
	BNE, LBNE	Branch if not equal
	BMI, LBMI	Branch if minus
	BPL, LBPL	Branch if plus
	BCS, LBCS	Branch if carry set
	BCC, LBCC	Branch if carry clear
	BVS. LBVS	Branch if overflow set
	BVC, LBVC	Branch if overflow clear
		SIGNED BRANCHES
	BGT, LBGT	Branch if greater (signed)
	BVS, LBVS	Branch if invalid 2's complement result
	BGE, LBGE	Branch if greater than or equal (signed)
	BEQ, LBEQ	Branch if equal
	BNE, LBNE	Branch if not equal
	BLE, LBLE	Branch if less than or equal (signed)
	BVC. LBVC	Branch if valid 2's complement result
	BLT, LBLT	Branch if less than (signed)
		UNSIGNED BRANCHES
ļ	BHI, LBHI	Branch if higher (unsigned)
	BCC, LBCC	Branch (f higher or same (unsigned)
	BHS, LBHS	Branch if higher or same (unsigned)
	BEQ. LBEQ	Branch if equal
1	BNE, LBNE	Branch if not equal
	BLS, LBLS	Branch if lower or same funsigned)
	BCS, LBCS	Branch if lower (unsigned)
	BLO, LBLO	Branch if lower (unsigned)
		OTHER BRANCHES
	BSR, LBSR	Branch to subroutine
	BRA, LBRA	Branch always
	BRN, LBRN	Branch never

TABLE 8 - MISCELLANEOUS INSTRUCTIONS

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

1-181

1

www.DataSheet4U.com

,

TABLE 9 -- HEXADECIMAL VALUES OF MACHINE CODES

OP T	ww.DataShe	Mode	L q	<u>om</u>	1	OP	Mnem	Mod	ie	~	1	OP	Mnem	Mode	~	1
00	NEG	Direc		6	2	30	LEAX	Inde	ked	4+	2+	60	NEG	Indexed	6+	2+
01	•		~ 1	× I	•	31	LEAY	🔺		4+	2+	61	•	i 🕈 🛛		
02			_ I			32	LEAS	L	.	4+	2+	62	•			
			- 1	6	2	33	LEAU	Inde	xed	4+	2+	63	COM		6+	2+
03	COM			6	2	34	PSHS	Imm		5+	2	64	LSR		6+	2+
04	LSR •			°	4	35	PULS	Imm		5+	2	65	•			
05		1 1	1	~	2	36	PSHU	Imm		5+	2	66	ROR		6+	2+
06	ROR		- 1	6	2	30	PULU	imm		5+	2	67	ASR		6+	2+
07	ASR			6	2		•	1		U '	~	68	ASL, LSL		6+	2+
08	ASL, LSL	1	- 1	6	2	38		Inhe	ont	5	1	69	ROL		6+	2+
09	ROL			6	2	39	RTS	i i i i i i i	ent	3		6A	DEC		6+	2+
0A	DEC		1	6	2	ЗA	ABX	1	`		1	68	*			-
0B	+ 1		I			3B	RTI			6/15		6C	INC		6+	2+
OC	INC		_ ļ	6	2	3C	CWAI	1	1	≥ 20	2		TST		6+	2+
0D	TST	1	- 1	6	2	3D	MUL	Inhe	rent	11	1	6D			3+	2+
0E	JMP		,	3	2	3E	*		-			6E	JMP	I▼	6+	2+
OF	CLR	Dire	ct	6	2	3F	SWI	Inhe	rent	19	1	6F	CLR	Indexed	10+	2+
		↓		_				+			<u> </u>			-	1.	3
10	Page 2	- 1		-	-	40	NEGA	Inhe	rent	2	1	70	NEG	Extended	ין י	13
11	Page 3	-		-	_	41	•	1 4	N	1		71	•	🛉	1	
12	NOP	Inher	ent	2	1	42	•				l	72	•		_	1.
13	SYNC	Inher		≥4	l i	43	COMA			2	1	73	сом		7	3
14	- STINC		-			44	LSRA			2	1	74	LSR		7	3
		1			1	45						75	•			1
15		Dates		5	3	46	RORA			2	1	76	ROR		7	3
16	LBRA	Relat		9	3	47	ASRA	ł.		2	11	77	ASR		7	3
17	LBSR	Relat	tive	la.	1 3	48	ASLA, LSLA			2	11	78	ASL, LSL		7	3
18	•				Ι.	40	ROLA	1		2	li -	79	ROL	1 1	7	3
19	DAA	Inher		2	1			1		2	li -	7A	DEC		7	3
1A	ORCC	Imm	ed	з	2	4A	DECA		l I	12	1	78			1	
1B	•	-				4B			1	2	1	70	INC		7	3
1C	ANDCC	Imm	ned	3	2	4C	INCA	1	1	2		7D	TST	1	17	Ĵ 3
1D	SEX	Inher	rent	2	1	4D	TSTA			2	1.				4	3
1E	EXG	Imm	ned	8	2	4E	•	1	¥ .	1	1.	7E	JMP	V.	1.	3
1F	TFR	Imm	ned	6	2	4F	CLRA	Inhe	erent	2	1	7F	CLR	Extende	_/ ۱	3
<u> </u>		+		<u> </u>				+	-	1		-	0.1.0.1	1	1	2
20	BRA	Relat	tive	3	2	50	NEGB	Inhe	erent	2	1	80	SUBA	Immed		
21	BRN		1	3	2	51	•	1	•		1	81	CMPA	1	2	2
22	вні	1 1	Γ	3	2	52	•	1				82	SBCA		2	2
22	BLS			3	2	53	сомв	1		2	1	83	SUBD		4	3
	BHS, BCC		1	3	2	54	LSRB	1	-	2	11	84	ANDA		2	2
24		1		3	2	55	+ · ·		1	1	1	85	BITA		2	2
25	BLO, BCS			3	2	56	RORB			2	11	86	LDA	1	2	2
26	BNE					57	ASRB			2	1	87	•			
27	BEQ		l l	3	2	57	ASLB, LSLB		1	2	li	88	EORA		2	2
28	BVC	1	1	3	2		ROLB	1	1	2	11	89	ADCA		2	2
29	BVS			3	2	59				2	li	8A	ORA	1 1	2	2
2A	BPL			3	2	5A	DECB			14	1'	8B	ADDA	↓	2	2
28	BMI		1	3	2	5B	1		1		1	80	CMPX	Immed		3
2C	BGE		1	3	2	5C	INCB			2				Relative		2
2D	BLT	1	L	3	2	5D	TSTB			2	1	8D	BSR			3
2E	BGT	1	¥	3	2	5E	*		¥ _		1.	8E		Immed	' ³	1
		Rela		3	2	56	CLRB		éren	t 2	1	8F	1		1	

LEGEND:

~ Number of MPU cycles (less possible push pull or indexed-mode cycles)

Number of program bytes

* Denotes unused opcode

This Material Copyrighted By Its Respective Manufacturer

-

96 LDA 4 2 C6 LDB Immed 2 2 1023 LBLS 56 97 STA 4 2 C7 • • 1024 LBLS 56 99 ADCA 4 2 C6 EORB 2 2 1025 LBCS LBLS 56 99 ADCA 4 2 C6 ADCB 2 2 1026 LBNC 56 98 ADDA 4 2 CA ORB 2 2 1028 LBVC 56 90 JSR 7 2 CC LDD 3 3 1028 LBVC 56 91 JSR 7 2 CC LDU Immed 3 3 1028 LBMI 56 92 STX Direct 5 2 CF • 102 LBGT Feilt 56 41 CMPA 4+ 2+ D1 CMPB 4 2 102F LBGT Relative <td< th=""><th></th><th></th><th></th><th></th><th>TABL</th><th>.E 9 — H</th><th>EXADEC</th><th>IMAL VALUES OF</th><th>MACHINE</th><th>co</th><th>DES (CC</th><th>NTINU</th><th>ED)</th><th></th><th></th><th></th></td<>					TABL	.E 9 — H	EXADEC	IMAL VALUES OF	MACHINE	co	DES (CC	NTINU	ED)			
19 CMAA CMAA 4 2 C Covers 2 1 0221 LBRN Restrue 5 6 6 2 2 2 1 1021 LBRN Restrue 5 6 6 6 6 6 2 2 2 1 1021 LBRN Restrue 5 6 6 0 0 1021 LBRN 10 6 6 0 10 <th></th> <th></th> <th></th> <th></th> <th>-</th> <th></th> <th>OP</th> <th>Mnem</th> <th>Mode</th> <th>~</th> <th></th> <th>OP</th> <th>Mnem</th> <th>Mode</th> <th>~</th> <th>1</th>					-		OP	Mnem	Mode	~		OP	Mnem	Mode	~	1
92 SBCA 93 SUBO 4 4 2 C2 3 CuB 4 7 2 2 2 2 1021 LBR H 3 Person 94 ANDA 95 BITA 95 A 4 2 CA ANDB I 2 2 1021 LBR H Person Person Person Person 1021 LBR H Person Person Person Person Person 1021 LBR H Person		.SugaSheet	4 Dire	COI					Immed							
93 SUBD 6 2 CC ADDO 4 5 2 Course 96 BITA 4 2 CG ADDO 2 2 1021 LBRN Perture 5 96 BITA 4 2 CG BITB Immed 2 2 1022 LBRN Perture 5 97 STA 4 2 CG BACB 2 2 1023 LBLS 1024 LBHS 1024 LBHS 5 5 5 5 5 2 1026 LBRN 1028 LBC 5			1	T I	·				↑						•	
99 ANDA 4 2 Cc ANDB 2 2 1021 LBHN Restroe 5 90 LDA 4 2 C6 LDB 1 1021 LBHN Restroe 5 90 LDA 4 2 C6 LDB 1 1023 LBHN Restroe 5 98 EORA 4 2 C6 COB 1 2 2 1025 LBNN Feedom 5 56 98 ADCA 4 2 C6 COB 2 2 1025 LBNN 56 56 98 ADCA 6 2 CC CDD 3 3 1026 LBNS 56 90 SSR 6 2 CC CDD 3 3 1026 LBNS 56 AD CMPA 4 2+ D0 SUBB Direct 4 2 1026 LBST Feestree 57 AD SUBA Indeved 4+ 2+ D0 <td></td> <td>Codes</td> <td></td> <td></td>														Codes		
96 BITA 4 2 CS BITA mmed 2 2 T022 EBH mmed 5 97 STA 4 2 CG EORB 2 2 T023 EBH FE 56 98 EORA 4 2 CG EORB 2 2 T024 EBH EOS 56 99 ADCA 4 2 CG ADCB 2 2 1024 LBNC 56 98 ADAA 4 2 CG ADDB 2 2 1026 LBNC 56 98 DTAC 7 2 CC LDD 3 3 1024 LBNC 56 96 IX 7 7 CC C 1 Immed 3 3 1024 LBNC 56 56 96 LIX 7 Z CC LDD Immed 3 3 1022 LBNC 1024 LBNC 1024 LBNC 1024 LBNC 1024 LB														· · · · · · · · · · · · · · · · · · ·	r	· · ·
96 LDA ↓ 4 2 CG UOB Immed 2 2 TO22 LBLS USS First 98 EORA ↓ 4 2 CG CC · First <														Relative		4
97 STA 4 2 C7 ************************************														↑	5(6)	4
98 EORA 4 2 CB EORB 1 2 2 1002 LBNF LBNF 1502 9A ORA 4 2 CB AODB 2 2 2 1002 LBNF 1562 9A ORA 4 2 CB AODB 2 2 2 1002 LBNF 156 9G LDX 5 2 CC LOD 1 3 3 1022 LBNF 156 9F STX Direct 5 2 CC CF + 1 1022 LBGT 1 56 AO SUBA Indexed 4+ 2+ 00 SUBB Direct 4 2 1022 LBGT 1 56 AO SUBA Indexed 4+ 2+ 003 SUBB 4 2 1037 LBLT 1 56 AG SUDA 4+ 2+ 06 LDB 4 2 1036 CMPO Immed 4 AS								LDB	Immed	2	2				5(6)	4
99 ADCA 4 2 CG ADCB 2 2 1006 LebC 5 98 ADDA 4 2 CG ADDB 2 2 1007 LBEC 5 98 ADDA 6 2 CC CDD 3 3 1028 LBWC 5 90 JSR 7 2 CC LDD 3 3 1028 LBWC 5 96 LDX 5 2 CE LDU Immed 3 3 1028 LBMI 56 AD SUBA Indexed 4+ 2+ D0 SUBB Direct 4 2 1022 LBGT W 56 AD AB 4+ 2+ D0 SUBB Direct 4 2 1028 LBGT W 56 AD AB APA AB DD SUBA A 2 1036 CMPD Immed 3 3 SUBA AB 2 1036 CMPD Immed			1					- 	1		2			1		4
9A OPA 4 2 CA OPA 4 2 CA OPA 98 ADDA 4 2 CA OPA 98 ADDA 2 2 1007 BBC 56 9C CMPX 6 2 CC LDD 3 3 1008 LBVC 56 9F STX Direct 5 2 CF • Immed 3 3 1028 LBMI 56 AO SUBA Indexed 4+ 2+ D0 SUBB Direct 4 2 1007 LBU EMI 56 AA ANDA 4+ 2+ D1 CMPB 4 2 1006 CMPV Immed 5 AS SUBO 6+ 2+ CF + D2 SBCA 4 2 1006 CMPD Immed 5 AA ANDA 4+ 2+ D2 SBCA 4 2 1006 CMPD Immed 4 2 1006 CMPD Immed			1		4											4
98 ADDA 4 2 CB ADDA 4 2 CB ADDA 5 2 CC LDD 3 3 1029 LBVC 5 5 5 CC LDD 3 3 1024 LBVL 5 5 CC LDD 1024 LBVL 1026 LBVL 5 5 CC LDD 1024 LBVL 1026 LBVL 5 1009 LBVL 1009 LBVL 1009 LBVL 1009 LBVL 1009 LBVL 1009 LBVL 1000 LBVL 1000 </td <td></td> <td></td> <td>1 </td> <td></td> <td>4</td>			1													4
9C CMPX 6 6 2 CC LDD 1 3 3 1026 LBMI <	9B	ADDA			4	2									5(6)	4
9D JSR ↓ 7 2 CCE LDU Immed 3 3 3 3 1022 LBPL 5 5 9F STX Direct 5 2 CE LDU Immed 3 3 3 1022 LBPL 5 6 5 5 5 6 7	9C	CMPX			6										5(6)	4
gr STX Drect 5 2 Cr * * 1020 BBGE 1020 BBGE A0 SUBA indexed 4 2 D0 SUBB Direct 4 2 1020 LBGT BGE A1 CMPA 4 2 D1 CMPB 4 2 1020 LBGT BGE A2 SBCA 4 2 1020 LBGT BGE BGE A3 SUBD 6 2 D1 CMPB 4 2 1020 LBGT BGE A4 ANDA 6 2 D3 ADODO 4 2 1036 CMPV Immed 5 A5 BITA 4 2+ D6 DB 4 2 1036 CMPV Immed 6 A6 LDA 4 2+ D6 DB 4 2 1036 CMPV Immed 6 A7 STA 4+ 2+ D6 DB 4 2 1036 CMPV Immed 6 A6 ADRA 4+ 2+ D6 DD 5 2 10A5 CMPV Immed 6 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>•</td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td>5(6)</td> <td>4</td>								•			-				5(6)	4
A0 SUBA A1 Indexed CMPA A2 4 2 00 SUBB CMPB Direct A 4 2 102 BBT BBT 4 2 102 BBT BDT Indexed BT 4 2 102 BBT BDT Indexed BT 4 2 102 BBT Indexed BT 4 2 102 BT Indexed BT 4 2 102 BT Indexed BT 4 2 102 BT Indexed BT 2 102 BT 2 102 BT <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>CE</td> <td>LDU</td> <td>Immed</td> <td>3</td> <td>3</td> <td>102B</td> <td>LBMI</td> <td></td> <td>5(6)</td> <td>4</td>							CE	LDU	Immed	3	3	102B	LBMI		5(6)	4
A0 SUBA Indexed 4+ 2+ D0 SUBA Direct 4 2 102E LBGT ↓ Heiarus Bit A2 SBCA ↓ 4+ 2+ D2 SBCB ↓ 4 2 102F LBLE Heiarus Bit A3 SUBD ↓ 4+ 2+ D3 ADDD ↓ 4 2 102F LBLE Heiarus Bit A4 ANDA ↓ + 2+ D5 Bit B 4 2 109C CMPD Immed 6 A6 LDA ↓ + 2+ D5 Bit B 4 2 109C CMPV ↓ 7 7 7A AD 4+ 2+ D0 ADCB 4 2 109C CMPV ↓ 7 7 7A AD A 4 2 100S CMPV ↓ 7 7 AD ADCB 4 2 100S CMPV ↓ 10 100E CMPV	9F	STX	Dire	ect.	5	2	CF	•				102C	LBGE		5(6)	4
AC CMPA Impleted 4 2+ D1 CMPB 4 4 2 102E LBCF Impleted Felsive Site A2 SBCA Impleted 4 2+ D2 SBCB Impleted 4 2 102F LBLE Relative Site Impleted			 					SUIDD	Durant	4	2				5(6)	4
A) Am A			Inde	xed										↓	5(6)	4
AB SULD 6+ 2- D3 ADDD 6+ 2- 103F SW12 Inherent 20 A4 ANDA 4+ 2+ D6 BITB 4 2- 1063 CMPD Immed 5 A5 BITA 4+ 2+ D6 BITB 4 2- 1086 CMPD Direct 7 A6 LDA 4+ 2+ D7 STB 4 2- 1096 CMPV 1 6 A7 STA 4+ 2+ D7 STB 4 2- 1096 CMPV 1 6+ A9 ADCA 4+ 2+ D7 ADCB 4 2- 1096 STV 1 6+ 2+ D7 6+ 2+ D7 5 2 10A5 STV 1 6+ 2+ D8 ADDB 4+ 2+ 10A5 STV 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <td></td> <td></td> <td> 1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td> T</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>5(6)</td> <td>4</td>			1						T						5(6)	4
Ad ANDA A A ANDB 4 4 2 1088 CMPD Immed 5 Ad BITA A++ 2+ D5 BITB 4 2 1086 CMPD Immed 5 Ad DIA A++ 2+ D5 BITB 4 2 1086 CMPD Immed 5 AT STA A++ 2+ D5 BITB 4 2 1086 CMPV 1 6 AB EORA 4+ 2+ D6 ADDB 4 2 1066 LDY 1 6 7 7 AB ADDA 4++ 2+ D6 ADDB 4 2 1006 CMPY 1 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 1004 107 107 11 1064xed 6 7 7 1064xed 6 1007 107 11 106 107 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td> </td><td></td><td></td><td></td><td></td><td>Inherent</td><td></td><td>2</td></t<>														Inherent		2
ANDA ANDA A 2+ 05 BITB 4 2 106C CMPY I 5 A6 IDA 4+ 2+ 05 BITB 4 2 106C CMPY Immed 4 A7 STA 4+ 2+ 07 STB 4 2 106C CMPY 17 A8 EORA 4+ 2+ 07 STB 4 2 106C CMPY 16 A9 ADCA 4+ 2+ 07 BO SC 109F STY Drect 6 AA ORA 4+ 2+ 08 ADDB 4 2 1003 CMPD indexed 7+ AC CMPX 6+ 2+ 00 STD 5 2 10AC CMPY 6+ 16+ CMPY 16+ 104Exed 6+ 104Exed 6+ 106 SCMPD 106 106xed 7+ 106 106xed 6+ 106 106														Immed		4
AS DIA ++ 2+ DB LDB 4 2 1086 LDY Immed 4 A7 STA 4+ 2+ DB CMP 109C CMPY 7 A8 EORA 4+ 2+ DB ACCB 4 2 1096 CMPY 7 A9 ADCA 4+ 2+ DB ADCB 4 2 1096 ELOY Drect 7 A8 ADDA 4+ 2+ DA ORB 4 2 1004 CMPY 7+ A8 ADDA 4+ 2+ DA OC LDD 5 2 10AC CMPD Indexed 5+ 7+ AC CMPX 6+ 2+ DD STD 5 2 10AC CMPD Indexed 5+ 2+ 105 SUBC CMPD Indexed 7+ B1 CMPA 5 3 E1 CMPB Indexed 6+ 2+ 1005 CMPD Extended 5 2 Indexed 6+ 2+ 1055 S																4
AD LDA 4* 2* D7 STB 4 2 1093 CMPD Direct 7 AB EORA 4+ 2+ D8 EORB 4 2 1092 CMPD D/ F AB ADDA 4+ 2+ D9 ADCB 4 2 1092 LDY 0 F F A 2 1092 LDY 0 F F A 2 10A3 CMPD Direct 7 A A 2 10A3 CMPD Direct 6+ 2+ DC DD 5 2 10A2 CMPD Extended 5 7 A A A 2 10A3 CMPD Extended 5 3 EX D S D DS D S 2 10A4 A 2 10A3 CMPD Extended 5 3 EX D S S 10A3 S DS																4
AB EORA 4+ 2+ DB EORB 4 2 109E LDV DD														Direct		3
AD CA 4+ 2+ 09 ADCB 4 2 100F EVY 00F 6 AA ORA 4+ 2+ 0A 0RB 4 2 100F STY 00F 10F 10F 10F 10F 7+ 2+ 0A 0RB 4 2 10AF LDY 10F 7+ 2+ 0D STD 5 2 10AF EUY 10F 6+ 2+ 0D STD 5 2 10AF EUY 10F 6+ 2+ 0D STD 5 2 10AF EUY 10F 6+ 2+ 10B CMPY 4+ 2+ 10B CMPY 10B CMPY 10B CMPY 10B CMPY 10					1 · ·		D8	EORB		4				1		3
AA ORA 4+ 2+ OA ORB 4+ 2 10A3 CMPD Indexed 7+ AB ADDA 4+ 2+ DB ADDB 5 2 10A3 CMPD 7+ 7+ AC CMPX 6+ 2+ DC LDD 5 2 10A6 LDY 7+ 7+ AL LDX 7+ 2+ DE LDU 7 5 2 10A6 LDY F 5 2 10B3 CMPD Extended 6+ 2+ 10B3 CMPA Extended 6+ 2+ 10B5 CMPA Extended 6+ 2+ 10B5 CMPA Extended 7 3 E4 ANDB 4+ 2+ 10DF IDS DUrett 6 10B5 SU 10B5 Indexed 7+ 10B5 IDA 10B5 SU 10B5											2			_ ♥		3
AB ADDA 4+ 2+ DB ADDB 4+ 2 10AC CMPY 10AC CMPY 6+ AC CMPX 6+ 2+ DC LDD 5 2 10AC CMPY 6+ AC CMPX 7+ 2+ DC LDU 5 2 10AC CMPY 6+ AE LDX 7+ 2+ DF STU Direct 5 2 10AC CMPY 6+ AF STX indexed 5+ 2+ DF STU Direct 5 2 10BC CMPY F 6+ 2+ 10BC CMPY 7 10DF 10DF <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>DA</td> <td>ORB</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>3</td>							DA	ORB								3
AC CMPX 6+ 2+ DC LDD 5 2 10AC LDY 10AE CMP1 6+ 2+ 0E LDU 0E 10AE LDY 10AE CMP1 10AE CMP1 6+ 2+ 10AE CMP1 10AE 10AE														indexed		3+
AD JSR 7+ 2+ DD STD 5 2 100AF ST 100F ST 100F ST 100F ST 100F ST 100AF ST 100AF ST 10AF ST 10A														Î		
AE LDX ↓ 5+ 2+ OE LDU ↓ 5 2 1083 CMPD Extended 8 AF STX indexed 5+ 2+ 0F STU Direct 5 2 1083 CMPD Extended 8 B0 SUBA Extended 5 3 ES SUBB Indexed 4+ 2+ 1086 CMPY F 7 7 State A 5 3 ES SBCB 4+ 2+ 100E LDS Immed 4 4+ 2+ 100E LDS Direct 6 5 3 ES B SB SS S																3+
AF STX indexed 5+ 2+ DF STU Direct 5 2 1005 CMP D B1 CMP D B1 CMP A 5 3 E1 SUBA Extended 5 3 E1 SUBB Indexed 4+ 2+ 1005 CMP D B1 CMP A 5 3 E2 SBCB 4+ 2+ 1005 CMP D B1 CMP A 4+ 2+ 1005 CMP D B1 CMP A 5 3 E2 SBCB 4+ 2+ 1005 CMP D EXtended 7 EXtended 7 3 E2 SBCB 4+ 2+ 1005 CMP D FS Timmed 4 105 ST Indexed 6+ 105 Indexed 7+ <t< td=""><td></td><td></td><td></td><td></td><td>5+</td><td></td><td></td><td></td><td> _₩</td><td></td><td></td><td></td><td></td><td></td><td></td><td>4</td></t<>					5+				_₩							4
B0 SUBA B1 Extended 5 3 5 Extended 5 3 5 Extended 5 3 5 Extended 5 4 5 1 5 <			Inde	xed			DF	STU	Direct	5	2					4
B0 SUBA Extended 5 3 E1 CMPB 4 2+ 108F STY Extended 7 B1 CMPA 5 3 E2 SBCB 4+ 2+ 108F STY Extended 7 B1 CMPA 5 3 E2 SBCB 4+ 2+ 100F STS Immed 4 B3 SUBO 7 3 E4 ANDB 4+ 2+ 100F STS Direct 6 B4 ANDA 5 3 E5 BITB 4+ 2+ 10E LDS Indexed 6+ B6 LDA 5 3 E7 STB 4+ 2+ 10FF STS Extended 7 STS Extended STS Extend					<u> </u>		EO	SUBB	indexed	4+	2+			l I	-	4
B1 CMPA ▲ 5 3 E2 S8C8 4+ 2+ 10CE LDS immed 4 B2 S8CA 5 3 E3 ADDD 6+ 2+ 10CE LDS Direct 6 B3 SUBD 7 3 E4 AND6 4+ 2+ 10CE LDS Indexed 6+ B4 ANDA 5 3 E5 BITB 4+ 2+ 10E LDS Indexed 6+ B6 LDA 5 3 E6 LDB 4+ 2+ 10E LDS Extended 7 B7 STA 5 3 E8 EORB 4+ 2+ 10F STS Extended 7 B9 ADCA 5 3 EA ORB 4+ 2+ 1182 CMPU Immed 6 BA ORA 5 3 EC LDD 5+ 2+ 1182 CMPU Immed 7 110 CMPU Immed 7 <			Exten	ded				СМРВ	•	4+	2+			Extended	7	4
B2 SBCA 5 3 E3 ADDD 6+ 2+ 10DE LDS Direct 6 B3 SUBD 7 3 E4 ANDB 4+ 2+ 10DE LDS Direct 6 B4 ANDA 5 3 E5 BITB 4+ 2+ 10DE LDS Indexed 6+ B5 B1TA 5 3 E6 LDB 4+ 2+ 10E LDS Indexed 6+ B6 LDA 5 3 E6 LDB 4+ 2+ 10E LDS Extended 7 B7 STA 5 3 E8 EORB 4+ 2+ 10FF STS Extended 7 B9 ADCA 5 3 EA ORB 4+ 2+ 113F SWI3 Inherent 20 Inmed 5 3 EC LDN Inmed 5 110C CMPU Inmed 7 3 ED STD 5+ 2+ 113C CMPU			4							4+					4	4
B4 ANDA 5 3 E5 BITB 4 2+ 10EF LTS Lindexed 6 B5 BITA 5 3 E6 LDB 4+ 2+ 10EF LDS Lindexed 6+ B6 LDA 5 3 E6 LDB 4+ 2+ 10EF LDS Extended 7 87 STA 5 3 E7 STB 4+ 2+ 10FF STS Extended 7 88 EORA 5 3 E9 AOCB 4+ 2+ 10FF STS Extended 7 80 ORA 5 3 E8 EORB 4+ 2+ 1183 CMPU Inmed 5 80 ORA 5 3 EB ADDB 5+ 2+ 1180 CMPU Direct 7 80 DSR 7 3 ED STD 5+ 2+ 11A2 CMPU Indexed 7+ 80 DSR STX 6										1 - I					6	3
95 BITA 6 3 E6 LDB 4 2+ 10EF STS Indexed 6+ 96 LDA 5 3 E7 STB 4+ 2+ 10EF STS Indexed 6+ 97 STA 5 3 E7 STB 4+ 2+ 10FF STS Extended 7 88 EORA 5 3 E8 EORB 4+ 2+ 10FF STS Extended 7 89 ADCA 5 3 E8 ADCB 4+ 2+ 113F SWI3 Inherent 20 80 ADCA 5 3 EA ORB 4+ 2+ 113G CMPU Immed 5 80 ADCA 5 3 EB ADDB 4+ 2+ 113G CMPU Immed 5 80 ORA 5 3 EC LDD 5+ 2+ 119C CMPS Immed 5 80 ORA 5 3 EC LDU ✓ 5+ 2+ 119C CMPU Direct 7 80 JSR 8 3 EF STU Indexed 5+ 2+ 11AC CMPS Indexed 7+ <td></td> <td>Direct</td> <td></td> <td>3</td>														Direct		3
B6 LDA 5 3 E7 STB 4+ 2+ 10E LDS Extended 7 B7 STA 5 3 E8 EORB 4+ 2+ 10FE LDS Extended 7 B8 EORA 5 3 E8 EORB 4+ 2+ 10FE STS Extended 7 B9 ADCA 5 3 E9 ADCB 4+ 2+ 113F SW13 Inherent 20 B0 ADA 5 3 EB ADDB 4+ 2+ 1182 CMPU Immed 5 B0 JSR 8 3 EC LDD 5+ 2+ 1193 CMPU Direct 7 B0 JSR 8 3 EF STU Indexed 5+ 2+ 11AC CMPS Indexed 7+ BF STX Extended 6 3 EF STU Indexed 5+ 2+ 11AC CMPU Indexed 7+ BF STX Extended 6 3 EF STU Indexed 5+ </td <td></td> <td>10EE</td> <td>LDS</td> <td>Indexed</td> <td>6+</td> <td>3+</td>												10EE	LDS	Indexed	6+	3+
B7 STA 5 3 E8 EORB 4 2+ 10FF STS Extended 7 B8 EORA 5 3 E9 ADCB 4+ 2+ 10FF STS Extended 7 B9 ADCA 5 3 EA ORB 4+ 2+ 113F SWi3 Inherent 20 BA ORA 5 3 EA ORB 4+ 2+ 118C CMPU Immed 5 BA ADDA 5 3 EC LDD 5+ 2+ 1193 CMPU Direct 7 BC CMPX 7 3 ED STD 5+ 2+ 113C CMPU Direct 7 BD JSR 8 3 EE LDU 5+ 2+ 11AC CMPU Indexed 7+ BE LDX 6 3 EF STU Indexed 5+ 2+ 11AC CMPU Extended 8 F1 CMPS S 3 110EC CMPS Indexed 7+ BF S											_				6+	3+
B8 EORA 5 3 E9 ADCB 1 1 1 113F SW13 Inherent 20 B9 ADCA 5 3 EA ORB 4+ 2+ 113F SW13 Inherent 20 B9 ADCA 5 3 EA ORB 4+ 2+ 113F SW13 Inherent 20 B8 ADDA 5 3 EB ADDB 4+ 2+ 118G CMPU Immed 5 B0 JSR 5 3 EC LDD 5+ 2+ 119C CMPU Direct 7 B0 JSR 8 3 EE LDU ▼ 5+ 2+ 113C CMPU Direct 7 B0 JSR 8 3 EE LDU ▼ 5+ 2+ 113C CMPU Indexed 7+ B1 LDX ▼ 6 3 EF STU Indexed 5+ 3 118C CMPS Indexed 7+ B2 KTX Extended 6 3 F0 SUBB Extended 5 3 118C CMPU Extended 8 F1 CMPS F3 ADDD 7 3 5 3 <td></td> <td>4</td>																4
B9 ADCA 5 3 EA ORB 4+ 2+ 1183 CMPU Immed 5 BA ORA 5 3 EB ADDB 4+ 2+ 1183 CMPU Immed 5 BA ORA 5 3 EB ADDB 4+ 2+ 1183 CMPU Immed 5 BC CMPX 7 3 EC LDD 5+ 2+ 1193 CMPU Direct 7 BD JSR 8 3 EE LDU 5+ 2+ 11A2 CMPS Direct 7 BD JSR 8 3 EE LDU 5+ 2+ 11A2 CMPS Direct 7 BF STX 8 3 EF STU Indexed 5+ 2+ 11A2 CMPU Indexed 7+ BF STX Extended 6 3 F0 SUBB Extended 5 3 118C CMPU Extended 8 F1 CMPB F5 S13 5 3 118C																4
BA ORA BB ADDA BB ADDA BC CMPX BC CMPS CMPU CMPS CMPU CMPS CMPU CMPS CMPU CMPS CMPU CMPS CMPU CMPS CMPU Indexed 7+ CMPS CMPS CMPU Indexed 7+ CMPS																2
BB ADDA 5 3 EC LDD 5+ 2+ 1103 CMPU Direct 7 BC CMPX 8 3 ED STD 5+ 2+ 1103 CMPU Direct 7 BC CMPX 8 3 ED STD 5+ 2+ 1103 CMPU Direct 7 BD JSR 8 3 EE LDU 5+ 2+ 1102 CMPS Direct 7 BE LDX 9 6 3 EF STU Indexed 5+ 2+ 1133 CMPU Direct 7 BE LDX 9 6 3 EF STU Indexed 5+ 2+ 1132 CMPU Indexed 7+ BE LDX 9 6 3 F0 SUBB Extended 5 3 1182 CMPU Extended 8 F1 CMPB 5 3 F3 ADDD 7 3 5 3 118C																4
BC CMPX 7 3 ED STD 5 2 1163 Othe Ct 7 BD JSR 8 3 ED STD 5 2 1133 CMPS Indexed 7 BD JSR 4 6 3 EF STU Indexed 5 2 1133 CMPS Indexed 7 BF STX Extended 6 3 FF SUBB Extended 5 3 1182 CMPS Indexed 7 BF STX Extended 6 3 F0 SUBB Extended 5 3 118C CMPS Extended 8 F1 CMPB F3 ADDD 7 3 5 3 118C CMPS Extended 8 F2 SBCB 5 3 5 3 118C CMPS Extended 8 F2 SBCB 5 3 5 3 118C CMPS Extended 8 F4 ANDB 5 3 5 3 5 3 1 1 1 1 1 NOTE: All unused opcodes are both undefined and illegal <td></td> <td>4</td>																4
BD JSR 8 3 EE LDU V 5 2 1 1132 CMPU Indexed 7 BE LDX V 6 3 EF STU Indexed 5 2 1 1133 CMPU Indexed 7 BF STX Extended 6 3 F0 SUBB Extended 5 3 11BC CMPS Extended 8 F1 CMPB 5 3 11BC CMPS Extended 8 F2 SBCB 5 3 11BC CMPS Extended 8 F3 ADDD 7 3 5 3 1 F4 ANDB 5 3 5 3 5 3 F4 ANDB 5 3 5 3 5 5 3 F5 BITB 5 3 5 3 5 5 3 F6 LDB 5 3 5 3 5 5 3 F7 STB 5 3 5 3 5 5 3 F7 STB 5 3 5 5 3 5 5 3 5 5 3 5 5 5 5 3 5 5 5 5 3 5 5 5 5 3 5 5 5 5 3 5																3
BE LDX ↓ 6 3 EF STU Indexed 5+ 2+ 11AC CMPS Indexed 7+ BF STX Extended 6 3 F0 SUBB Extended 5 3 11B3 CMPU Extended 8 F0 SUBB F1 CMPB 4 5 3 11BC CMPS Extended 8 F1 CMPB 4 5 3 5 3 11BC CMPS Extended 8 F2 S8CB 5 3 7 3 5 3 11BC CMPS Extended 8 F3 ADDD 7 3 5 3 5 3 5 3 F6 LDB 5 3 5 3 5 3 5 3 F7 STB 5 3 5 3 5 3 5 3 F8 EORB 5 3 5 3 5 3 5 3 FA ORB ✓ 5 3 5 3 5 3 F0 STD 4 6 3 5<					8				↓							3+
BF Extended 6 3 F0 SUBB Extended 5 3 11B3 CMPU Extended 8 F1 CMPB F1 CMPB 5 3 11B3 CMPU Extended 8 F2 SBCB 5 3 5 3 5 3 11BC CMPS Extended 8 F2 SBCB 5 3 5 3 5 3 11BC CMPS Extended 8 F3 ADDD 7 3 5									Indexed							3+
F1 CMPB Extended 5 3 11BC CMPS Extended 8 F1 CMPB 5 3 11BC CMPS Extended 8 F2 S8CB 5 3 5 3 11BC CMPS Extended 8 F2 S8CB 5 3 5 3 1			Exten	ided					+							4
NOTE: All unused opcodes are both undefined and illegal F1 CMPB 5 3 F2 S8CB 5 3 F3 ADDD 5 3 F4 ANDB 5 3 F5 B1TB 5 5 F6 LDB 5 3 F7 STB 5 3 F8 EORB 5 3 F8 EORB 5 3 F4 ORB 5 3 F9 ADCB 5 3 F9 CDB 5 3 F9 F0 STD 5 3 F0 STD 6 3 F0 STD 6 3 F0 F1 CDU 6 3			L		·				Extended							4
NOTE: All unused opcodes are both undefined and illegal F3 ADDD 7 3 F4 ANDB 5 3 F5 BITB 5 5 F6 LDB 5 3 F7 STB 5 3 F8 EORB 5 3 F9 ADCB 5 3 F8 EORB 5 3 F9 ADCB 5 3 F0 STD 5 3 F0 STD 6 3 F0 STD 6 3 F0 ELDU 6 3									1							
NOTE: All unused opcodes are both undefined and illegal F4 ANDB 5 3 F6 LDB 5 3 F7 STB 5 3 F8 EORB 5 3 F8 EORB 5 3 F8 EORB 5 3 F9 ADCB 5 3 F8 ADDB Extended 5 F9 STD 6 3 F6 LDU ✓ 6																
NOTE: All unused opcodes are both undefined and illegal F5 BITB 5 3 F7 STB 5 3 F8 EORB 5 3 F8 EORB 5 3 F8 EORB 5 3 F9 ADCB 5 3 F8 EORB 5 3 F9 ADCB 5 3 F8 ADDB Extended 5 F0 STD 6 3 FE LDU ✓ 6 3																
NOTE: All unused opcodes are both undefined and illegal F6 LDB 5 3 F7 STB 5 3 F8 EORB 5 3 F9 ADCB 5 3 FA ORB ▼ 5 3 FA ORB ₹ 5 3 FA ORB ₹ 5 3 FB ADDB Extended 5 3 FC LDD Extended 6 3 FD STD ★ 6 3																
NOTE: All unused opcodes are both undefined and illegal F7 STB 5 3 F8 EORB 5 3 F9 ADCB 5 3 FA ORB ¥ 5 3 FB ADDB Extended 5 3 FC LDD Extended 6 3 FD STD ★ 6 3 FE LDU ¥ 6 3																
NOTE: All unused opcodes are both undefined and illegal F8 F9 FA EORB ADCB FA 5 5 3 FA 3 5 3 FA F8 EORB FA 5 3 FA 3 5 3 FB 5 3 FB 3 5 3 FC F8 ADDB Extended 5 3 FC 3 5 3 FC 5 3 FC 3 5 3 FC FB ADDB Extended 5 3 FC 3 5 7 6 3 FC 5 3 7 6 3 7 6 3 3 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7																
and illegal F9 ADCB 5 3 FA ORB 5 3 FB ADDB Extended 5 FC LDD Extended 6 FE LDU 6 3																
and lilegel FA ORB ↓ 5 3 FB ADDB Extended 5 3 FC LDD Extended 6 3 FD STD ♠ 6 3 FE LDU ↓ 6 3	NOTE		tes are	e bot	n und	letined										
FB ADDB Extended 5 3 FC LDD Extended 6 3 FD STD 6 3 FE LDU 4 6 3		and illegal														
FC LDD Extended 6 3 FD STD ▲ 6 3 FE LDU ✓ 6 3									Extended							
FD STD 6 3 FE LDU 6 3																
									▲	6	3					
									↓							
							FF	STU	Extended	6	3					

1-183

www.DataSheet4U.com This Material Copyrighted By Its Respective Manufacturer

FIGURE 18 - PROGRAMMING AID

		and a		- 7	-				ng M					1-	here	-		5	3	2	1	0
vww.D	ataShe		nedia			irect	-		bexec	· /		tende	1	Op	nere ~	1	Description			z	V	č
Instruction	Forms	Op	-	*	Ор	~		OP	~				-	3A	3	1	B + X - X (Unsigned)	•	•	•	•	•
BX								10	. +		в9	5	3	- JA		-	A + M + C - A	1	1	1	1	1
ADC .	ADCA ADCB	89 C9	2	2	99 D9	4	2	A9 E9	4+	2+	F9	5	3				B+M+C-B	i	i	1	1	i
DD	ADDA	8B	2	2	9B	4	2	AB	4+	2+	88	5	3				A + M - A		1	1	1	T
	ADDB	CB	2	2	DB	4	2	EB	4+	2+	FB	5	3	1			B + M - B	1	1	1	1	1
	ADDD	C3	4	3	D3	6	-2	E3	6+	2 +	F3	7	3				D+MM+1→D	•	1	1	1	1
AND	ANDA	84	2	2	94	4	2	A4	4 +	2+	84	5	3				А Л М – А В Л М – Б		1	I I	0	
	ANDB	C4	2	2	D4	4	2	E4	4+	2 +	F4	5	3				CC A IMM-CC		•	. 1	Ŭ	7
	ANDCC	10	3	- 4					-					48	2	1	A)	8	-	1	1	t
ASL	ASLA													58	2	1	B } 	8	1	t	1	1
	ASL			Í	08	6	2	68	6+	2+	78	1	3				M'c 67 b0	8	1	1	1	1
ASR	ASRA									1				47	2	1		8 8	1	1	:	1
	ASPB			ļ					~		77	- ,	3	57	2	۱	│ [⋈] } [,] ╼ <mark>╎</mark> ┼┼┼┼┼┼╓╼ _┍ ┙	8	1 1	1		li
	ASR				07	6	2	67	6+	2+	77 85	5	3			-	Bit Test A (M A A)		1	i	0	
BIT	BITA	85 C5	2	2	95 ()5	4	2	A5 E5	4+	2+	- F5	5	3				Bit Test B (M A B)	•	i	1	0	٠
CLR	CLRA	105		- 2	00	-	4	2.5	-	-				4F	2	1	0-A	•	0	1	0	0
	CLRB													55	2	1	08	1:	0	1	0	0
	CLR				OF	6	2	6F	6+	2+	76	1	3				0-M	1.1	0	1	0	0
CMP	CMPA	81	2	2	91	4	2	A1	4 +	2+	B1	5	3			1	Compare M from A Compare M from B	8	1		I I	
	CMPB	C1	2	2	D1 10	4	23	E1 10	4+ 7+	2+3+	F1 10	5	3			!	Compare M:M + 1 from D			i.	i	1
	CMPD	10 83	6	4	93	l '	3	A3	1.	3+	B3	0										
	CMPS	11	5	4	11	7	3	11	7 •	3+	11	8	4				Compare MtM + 1 from S	•	1	1	1	:
	1	80	í '		9C			AC			BC								1	1	1	١.
	CMPU	11	5	4	93	7	3	11 A3	7+	3+	11 B3	8	4				Compare M:M + 1 from U	1	١.	1.	11	Γ.
	CMPX	83 8C	4	3	93	6	2	AC	6+	2 +	BC	7	3			}	Compare M:M + 1 from X	•	1	1	11	1
	CMPY	10	5	4	10	7	3	10	7+	3+	10	8	4		ļ		Compare M:M + 1 from Y	•	1	1	11	1
		8C	1		9C			AC			ВĊ			1				_	-	_	Ļ	Ł
сом	COMA	1	T			1								43	2	1		1:	1	1	0	
	COMB			Į				63	6+	2 +	73	,	з	53	2	1	В-В М-М		Ľ		0	
	COM	100	220	2	03	6	2	0.5	0+	2.4	13	<u> </u>	5	+	1	+	CC A IMM-CC Wait for Interrupt	+	t	t		17
CWAI		30	22	1				-				-		19	2	1 1	Decimal Adjust A	•	1 I	11	0	h
DAA	0000	-	+		-				-			-		44	2	1		•	1	Ti	1	•
DEC	DECA	1		1		1						1		54	2	1		•	11	1:		
	DEC		1		0A	6	2	6A	6+	2+	7A	7	3			1	M - 1 - M	•	1	+	-	+
EOR	EORA	88	2	2	98	4	2	A8	4 +	2+	88	5	3				A ₩ M A B ₩ M B	1:		1	0	
	EORB	C8	2	2	D8	4	2	E8	4 +	2+	F8	5	3		+	+	P1 B2 ²	+	÷	t.	t.	
EXG	R1, R2	16	8	2		-			<u> </u>		i	-	<u> </u>	40	2	1		4.	1	1	1	┢
INC	INCA													50	2							
	INCB				oc	õ	2	6C	6+	2+	7C	7	3	100	1		M + 1 - M	•	1	1	1	
JMP		+	+	t-	OE	3	2	6E	3+	2+	7E	4	3				EA ³ -PC	•	•	•	•	Ŀ
JSR		+	+	┢──	90	7	2	AD	7+	2+	BD	8	3	1	1		Jump to Subroutine	•	•	•	•	
LD	LDA	86	2	2	96	4	2	A6	4+	2+	B6	5	3	1		1	$M \rightarrow A$	•	1	1	0	
	LDB	C6	2	2	D6	4	2	E6	4+	2 +	F6	5	3		í		M – B	1:	1			
	LDD	CC	3	3	DC	5	2	EC		2+	FC	6	3				$M:M + 1 \rightarrow D$ $M:M + 1 \rightarrow S$			1		
	LDS	10	4	4	10	6	3	10 EE	6+	3+	10 FE	7	4		ļ		$M_{1}(M+1) \rightarrow 3$		1.	1.	ľ	
	LDU	CE	3	3	DE	5	2	EE	5+	2+	FE	6	3				M:M+1-U	•	1	1		
	LDU	86	3	3		5	2	AE			BE	6	3				M:M + 1 - X	•	1			
	LDY	10	4	4	10	6	3	10	6+		10	7	4		ł		M:M + 1 - Y	•	1	1	C	١.
		8E	1		9E	+		AE			BE	+	+		+	4-		+.		-	+.	+
LEA	LEAS		1			1		32		2+		1					EA ³ -S EA ³ -U	1:				
	LEAU		1	1		1	1	33		2+2+		1	1	1	1		$EA^3 \rightarrow X$					
	LEAX		1	1	1	1	T	31	4+	2+	1	1	1		1		EA ³ -Y	1.				

~

→ Transfer Into

OP Operation Code (Hexadecimal) Number of MPU Cycles

Number of Program Bytes .

Arithmetic Plus +

Arithmetic Minus

٠ Multiply

H Half-carry (from bit 3)

N Negative (sign bit)

Zero result Ζ

V Overflow, 2's complement

C Carry from ALU

Not Affected

CC Condition Code Register

: Concatenation

- V Logical or
- Λ Logical and

1-184

www.DataSheet4U.com

ļ

1 1

.

or W. Do. Bo

FIGURE 18 - PROGRAMMING AID (CONTINUED)

		L		_	-			dress									4		1	1	1	
Mw Dat	aShee		nmed		1	Dire			ndex	ed1		xten	ded		nhere	ent		5		2		
Instruction	Forms	Ор	1-	17	Ор	-	1	Op	-	1	Öp	Γ~	11	Ор	~	1	Description	ਸ	N	Z	V	Ι
LSL	LSLA LSLB LSL				08	6	2	68	6+	2+	78	ŀ.,	3	48 58	2 2	1		:		1	1	
LSR	LSRA LSRB LSR				04	6	2	64	6.	2+	74	7	3	44 54	2	1		:	0	1	•	
MUL			T	1	1	<u> </u>	-	1	+			<u>+</u>	1	30	11	1	A × B - D (Unsigned)	•	1.	t÷	1.	t
NEG	NEGA NEGB NEG				00	6	2	60	6+	2+	70	,	3	40 50	2	1	A + 1→ A	8 8 8	1	1	1	
NOP				1	1	[Γ	Τ			1	1		12	2	1	No Operation	•	•	•		t
OR	ORA ORB ORCC	8A CA 1A	2 2 3	2 2 2	9A DA	4	2 2	ΑΑ ΕΑ	4+4+	2+ 2+	BA FA	5	3 3					:	1	1	0 0 7	
PSH	PSHS PSHU	34 36	5+4 5+4	2													Push Registers on S Stack Push Registers on U Stack	:	:	:	•	ĺ
PUL	PULS PULU	35 37	5+4 5+4														Pull Registers from S Stack Pull Registers from U Stack	:	:	:	:	Ī
ROL	ROLA ROLB ROL				09	6	2	69	6+	2 •	79	7	3	49 59	2 2	1		:	1 1 1	1	1	
ROR	RORA RORB ROR				06	6	2	66	6+	2+	76	7	3	46 56	2 2	1		:	1	1	•	
RTI						<u> </u>							1	38	6/15	1	Return From Interrupt	+	Ľ	ŀ-	H	ŀ
RTS							-	1	1	1				39	5	1	Return from Subroutine	•	•	•		-
SBC	SBCA SBCB	82 C2	2 2	22	92 D2	4	2 2	A2 E2	4+	2+ 2+	82 F2	5 5	3 3				$A - M - C \rightarrow A$ $B - M - C \rightarrow B$	8 8	1	:	ļ	
SEX				-										1D	2	1	Sign Extend B into A	•	1	1	0	
st	STA STB STD STS STU				97 D7 DD 10 DF DF	4 4 5 6 5	2 2 3 2	A7 E7 ED 10 EF EF	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+ 2+	87 F7 FD 10 FF FF	5 5 7 6	3 3 3 4 3				AM B-M D-M:M+1 S-M:M+1 U-M:M+1	•	 	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0	
	STX STY				9F 10 9F	5 6	2 3	AF 10 AF	5+ 6+	2+ 3+	8F 10 8F	6 7	3 4				$X \rightarrow M:M + 1$ $Y \rightarrow M:M + 1$	•	, 1		0	
	SUBA SUBB SUBD	80 C0 83	2 2 4	2 2 3	90 D0 93	4 4 6	2 2 2	A0 E0 A3	4+ 4+ 6+	2+ 2+ 2+	B0 F0 B3	5 5 7	3 3 3				A - M - A B - M - B D - M:M + 1 - D	8		1 1 1		1
	SW1 ⁶ SW12 ⁶													3F 10	19 20	1 2	Software Interrupt 1 Software Interrupt 2	:	•	:	:	
	SW13 ⁶						ĺ							3F 11 3F	20	1	Software Interrupt 3	•	•	•	•	•
SYNC							_							13	≥4	1	Synchronize to Interrupt	•	•			
	R1, R2	1F	6	2	1	1											R1-R2 ²	•		•		•
· · · · ·	TSTA TSTB TST				OD	6	2	6D	6+	2+	7D	7	3	4D 5D	2 2	1	Test A Test B Test M	:	1	i	~ 1	

NOTES:

 This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2.

 R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers The 8 bit registers are: A, B, CC, DP The 16 bit registers are: X, Y, U, S, D, PC

3. EA is the effective address.

4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.

5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).

6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.

7. Conditions Codes set as a direct result of the instruction.

8 Vaue of half-carry flag is undefined.

9. Special Case - Carry set if b7 is SET.

1-185

www.DataSheet4U.com

5

FIGURE 18 - PROGRAMMING AID (CONTINUED)

Branch Instructions

www.DataSheet4U.com

							_		_	_
	LBCC 10 5(6) 24 24 24 BCS 25 3 10 5(6) 25 25 3 10 5(6) BEQ BEQ 27 3 10 10 27 27 3 3	_			3	2	,	0		
						5 H		ź	÷	č
Instruction		OP		1	Description	м	N	2	<u>v</u>	C
BCC	BCC			2	Branch C = 0	•	٠	٠	٠	•
	LBCC		5(6)	4	Long Branch C = 0	•	•	•	•	·
BCS	BCS	25	3	2	Branch C = 1		•	•	٠	•
000			5(6)	4	Long Branch	•	•	٠	٠	•
		25			C = 1					
BEQ	BEO	27		2	Branch Z = 1	•	•	•	•	•
	LBEO	10	5(6)	4	Long Branch	•	•	•	•	•
		27			Z = 1	1			ļ	
BGE	BGE	2C	3	2	Branch ≥ Zero	•	•	•	•	•
	LBGE	10	5(6)	4	Long Branch ≥ Zero	•	•	•	•	•
		2C								
BGT	BGT	2E	3	2	Branch > Zero	•	•	•	٠	•
	LBGT	10	5(6)	4	Long Branch > Zero	•	•	•	•	•
		2E								
BHI	вні	22	Э	2	Branch Higher	•	•	•	•	•
	LBHI	10	5(6)	4	Long Branch Higher	•	٠	•	•	•
		22						Ĺ	1	
BHS	BHS	24	3	2	Branch Higher	•	•	•	•	•
					or Same					
	LBHS	10	5(6)	4	Long Branch Higher	•	•	•	•	•
		24			or Same			1		
BLE	BLE	2F	3	2	Branch ≤ Zero	i •	•	•	•	•
	LBLE	10	5(6)	4	Long Branch≤Zero	•	•	•	•	•
		2F				L	1	L	L	
BLO	BLO	25	3	2	Branch lower	•	•		•	•
	LBLO	10	5(6)	4	Long Branch Lower	•	•	•	•	•
		25			1		1	1		
	1		-	1				1		
	1	1				L	1	1_	í I	

			dressi Mode	ng		6					
		B	elativ	e			3	2	1	4	
Instruction	Forms	OP	~ 5	1	Description	н	Ν	Z	V	0	
BLS	BLS	23	3	2	Branch Lower	٠	•	•	•	ŀ	
					or Same					İ.	
	LBLS	10	5(6)	4	Long Branch Lower	•	•	•	•	L	
		23	i		or Same						
BLT	8LT	2D	3	2	Branch < Zero	•	•	٠	•	L	
	LBLT	10	5(6)	4	Long Branch < Zero	•	•	•	•	L	
		2D								L	
BMI	BMI	28	3	2	Branch Minus	•	•	•	•	T	
	LBMI	10	5(6)	4	Long Branch Minus	•	•	•	•	L	
		28			-		Ł			L	
BNE	BNE	26	3	2	Branch Z = 0	•	•	٠	•	ł	
	LBNE	10	5(6)	4	Long Branch	٠	•	•	•	ł	
		26	1		Z = 0	1				1	
BPL	BPL	2A	3	2	Branch Plus	•	•	•	•	T	
	LBPL	10	5(6)	4	Long Branch Plus	•	•	•	۰ (L	
		2A				1.				L	
BBA	88A	20	3	2	Branch Always	•	•	•	•	1	
	LBPA	16	5	3	Long Branch Always	•	•	•	•	1	
BRN	BRN	21	3	2	Branch Never	•	•	•	•	t	
D.I.I.	LBRN	1 10	5	4	Long Branch Never	•	•	•	•	I	
		21	-			Ł			1	I	
BSB	BSB	80	7	2	Branch to Subroutine	•		•	•	T	
00	LBSB	17	9	3	Long Branch to	•	•	•	•	ł	
		1.	_	1	Subroutine						
BVC	BVC	28	3	2	Branch V = 0	•	•	•		t	
5.0	LBVC	10	5(6)	4	Long Branch	•	•	•			
		28		1	V = 0	1	1	l	1		
BVS	BVS	29	3	2	Branch V = 1	t.	•	•	•	t	
5.5	LBVS	110	5(6)		Long Branch	•	•	•	•	Ī	
		29	1	1.	V = 1	1	1		1		

SIMPLE BRANCHES

	OP	~	1
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

Test	True	OP	Falso	OP
N = 1	BMI	2B	BPL	2A
Z = 1	BEQ	27	8NE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

www.DataSheet4U.com

G	ONDITIONA					_			~
Test	True	OP	False	OP	Test	True	OP	False	0
/>m	BGT	2E	BLE	2F	r > m	8HI	22	BLS	23
	BGE	20	BLT	2D	r≥m	BHS	24	BLO	25
≥m	BGE					050	27	BNE	26
m = m	BEQ	27	BNE	26	r = m	BEQ			
i≤m	BLE	2F	BGT	2E	r ≤ m	BLS	23	BHI	22
20						BLO	25	BHS	24
r < m	BLT	2D	BGE	2C	r < m	BLU	20	0110	-

NOTES:

1. All conditional branches have both short and long variations.

2. All short branches are 2 bytes and require 3 cycles.

3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.

4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.

5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.

1-186

.....

INDEXED ADDRESSING MODES

loChoot/UL com		N	ondirect				Indirect	
taSheet4U.com T ype	Forms	Assembler Form	Post-Byte Opcode		+	Assembler Form	Post-Byte Opcode	
Constant Offset From R	No Offset 5-Bit Offset 8-Bit Offset	, R n, R n, R	18800100 088nnnnn 18801000	1	0	default	1RR10100 Is to 8-bit	
	16-Bit Offset	n, R	1RR01000		2		18811000 18811001	
Accumulator Offset From R	A – Register Offset B – Register Offset D – Register Offset	A, R B, R D, R	1RR00110 1RR00101 1RR01011		ō	(B, R)	1RR10110 1RR10101 1RR11011	
Auto Increment/Decrement R	Increment By 1 Increment By 2 Decrement By 1 Decrement By 2	, R+ , R + + , -R ,R	1RR00000 1RR00001 1RR00010 1RR00011	3	0	no [, R + +] no	t allowed	
Constant Offset From PC	8-Bit Offset	n, PCR	1XX01100	1	1	[n, PCR]	1XX11100	
Extended Indirect	16-Bit Offset 16-Bit Address	n, PCR –	1XX01101 	5	-		1XX11101 10011111	
	R = X, Y, U, or S X = Don't Care	RR: 00 = X 01 = Y	10 = U 11 = S					

INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS





1-187

This Material Copyrighted By Its Respective Manufacturer



ORDERING INFORMATION

	L		8A09	-		B/						
		C	evice			L		- Scree	ening le	vel		
The table below horizontally level. Other possibilities of		Pa availabl	eckage le suffix	combi	nations	for pack	cage, op		. temp. tempera	ature a	nd scree	ining
		P	ACKA	GE	-	OP	ER. TE	MP	SCREENING LEVE			
DEVICE	С	J	P	E	FN	۲.	V	м	Std	D	G/B	B/I
EF6809E (1.0 MHz)	•	٠	•		٠	•			•			
	•	۲					•		•			
	•							٠	•		•	•
		٠	1			_		•	•		•	
	•	•	•			•			•			
	•	٠					•		•			
EF68A09E (1.5 MHz)	•							•	•		•	•
		•						•	•		•	
EF68B09E (2.0 MHz)	•	٠	•			•		1	•			1
EP68B09E (2.0 MINZ)	•	•					٠		•		•	
Examples : EF6809EC, E	F6809ECV,	EF68	09ECM									
Package : C : Ceramic D Oper. temp. : L* : 0°C t Screening level : Std : 1	o + 70°C,	V: fix), D	40°C ti : NFC	o + 85 96883	°C, M : level D	– 55° ,	C to +	125°C			omitted	

This Material Copyrighted By Its Respective Manufacturer

Ę

PHYSICAL DIMENSIONS

www.DataSheet4U.com







CB-521



PLCC 44



1-189

www.DataSheet4U.com This Material Copyrighted By Its Respective Manufacturer

- 2